期刊文献+

龙芯1号处理器结构级功耗评估有效性分析 被引量:4

Validation of Architecture Level Power Estimation for Godson-1 Microprocessor Design
下载PDF
导出
摘要 结合龙芯1号处理器实际设计过程,介绍了处理器功耗评估的方法和功耗模型,分别对结构级、电路级功耗评估和实际芯片3种情况进行测试程序仿真.经过量化分析和比较表明:结构级功耗评估具有仿真速度快、评估结果误差和测试程序相关,并且同一测试程序误差能够追随电路级功耗评估等特点,说明了龙芯1号处理器进行结构级功耗评估的有效性.采用该方法可显著提高低功耗处理器结构的设计效率. Through the development of godson-1 microprocessor design, this paper introduces the methodology of power estimation at architecture level and circuit level, and analyses their power models. We run a lot of benchmarks at architecture level, circuit level and real chip respectively, and the experimental results show that the simulation speed at architectural level is nearly 100 times or more faster than that at circuit level, and power estimation at architectural level has more error than that at circuit level which depend on benchmark, and the power estimation at architectural level can track with power consumption of real chip with different benchmarks. That proves it is valid of godson-1 power model at architectural level, and the architecture level power estimation will be efficient for low-power microprocessor design.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2007年第9期1190-1195,共6页 Journal of Computer-Aided Design & Computer Graphics
基金 国家"九七三"重点基础研究发展规划项目(2005CB321600) 国家"八六三"高技术研究发展计划(2005AA119020).
关键词 功耗评估 功耗模型 有效性 集成电路 处理器设计 power estimation power model validation VLSI microprocessor design
  • 相关文献

参考文献16

  • 1Trevor Mudge.Power:a first class design constraint[J].IEEE Transactions on Computer,2001,34(4):52-57
  • 2Brooks D,Tiwari V,Martonosi M.Wattch:a framework for architectural level power analysis and optimizations[C] //Proceedings of the 27th Annual International Symposium on Computer Architecture,British Columbia,2000:83-94
  • 3胡伟武,唐志敏.龙芯1号处理器结构设计[J].计算机学报,2003,26(4):385-396. 被引量:53
  • 4Hspice user guide[M].MountView:Synopsys,2004
  • 5PowerMill user guide[M].MountView:Synopsys 2004
  • 6PowerCompiler user guide[M].MountView:Synopsys 2005
  • 7Wilton Steven J E,Jouppi Norman P.CACTI:an enhanced cache access and cycle time model[J].IEEE Journal of Solid State Circuits,1996,31(5):677-688
  • 8Cai G Z N,Lim C H.Microachitectural power analysis for CPU power/performance optimization[OL].//www.eecs.umich.edu/~panalyszer/pdfs/microachitectural_Power_Analysis_for_CPU_Power_Performance_optimization.pdf
  • 9Burger D,Austin TM.The SimpleScalar tool set,version 2.0[J].ACM SIGARCH Computer Architecture News,1997,125(3):13-25
  • 10Vijaykrishnan N,Kandemir M,Irwin M J.Energy driven integrated hardware-software optimizations using SimplePower[C] //Proceedings of the 27th Annual International Symposium on Computer Architecture,British Columbia,2000:95-106

二级参考文献48

  • 1时万春.系统芯片(SOC)测试[J].电子测量与仪器学报,2004,18(z1):10-15. 被引量:3
  • 2Lee Hsien Hsin S. , Ballapuram Chinnakrishnan S.. Energy efficient D TI.B and data cache using semantic-aware multilateral partitioning. In: Proceedings of the ISLPED, Seoul Korea,2003, 306-311.
  • 3Synopsys Inc. Power compiler reference manual. Synopsys Inc: Technical Report Version 2001.08, 2001.
  • 4Synopsys Inc. Power compiler user guide. Synopsys Inc: Technical Report Version 2001.08, 2001.
  • 5Fan Dong-Rui, Yang Hong Bo, Gao Guang-Rong, Zhao Rong-Cai. Evaluation and choice of various branch predictors for lowpower embedded processor, Journal of Computer Science Technology, 2003, 18(6): 833-838.
  • 6范东睿.不同层面上处理器功耗评估工具的对比研究.计算机科学与技术研究生学术研讨会论文集,大连,2004,44~44.
  • 7ARM Limited. ARM1020T^TM(Rev O) technical reference manual, ARM Limited., Technical Report DD10135A, 2000.
  • 8MIPS Technologies, MIPS32 4Kc processor core data sheet.MIPS Technologies: Technical Report MD00039-2B-4KCDTS-01.07, 2004.
  • 9Clark L. T. , Choi B. , Wilkerson M.. Reducing translation lookaside buffer active power. In: Proceedings of the ISLPED,Seoul Korea, 2003, 10-13.
  • 10Toni Juan et al., Reducing TLB power requirements, In: Proceedings of the ISLPED, Monterey California, 1997, 196-201.

共引文献60

同被引文献26

引证文献4

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部