期刊文献+

ESD应力下n阱扩散电阻的潜在损伤 被引量:1

Latent damage in n-well diffused resistor under ESD stress
下载PDF
导出
摘要 电阻在静电放电(Electrostatic Discharge,ESD)保护电路中,起隔离和分压的作用。利用传输线脉冲(Transmission Line Pulsing,TLP)测试系统,在宽度为100ns的脉冲作用下,研究了n阱扩散电阻在ESD应力下的工作特性。结果表明,n阱扩散电阻在发生初次瞬态击穿(瞬态击穿电压79.0V,瞬态击穿电流1.97A)后,由于阳极n+-n结构被破坏,内部结构已经出现潜在损伤,不再具备隔离和分压的作用。 ESD protection circuit, which is commonly used in the integrated circuit, becomes more and more important with the development of deep sub-micron integrated circuit. In the ESD protection circuit, the main functions of resistor are isolation and voltage limitation. The performance of n-well diffused resistor under ESD stress was evaluated using the transmission line pulsing (TLP) measurement system in the condition of lOOns pulses. Test results show that, after the first transient breakdown occurring in the n-well diffused resistor at 79.0V and 1.97A, latent damage is present in the resistor as a result of the breakage of n^+-n junction at the anode. And the isolation as well as voltage limitation effects of diffused resistor disappear.
出处 《电子元件与材料》 CAS CSCD 北大核心 2009年第9期20-23,共4页 Electronic Components And Materials
基金 电子元器件可靠性物理及其应用技术国家级重点实验室基金资助项目(No.5130804108)
关键词 n阱扩散电阻 静电放电 潜在损伤 n-well diffused resistor electrostatic discharge (ESD) latent damage
  • 相关文献

参考文献7

  • 1Ito A. Modeling of voltage-dependent diffused resistors [J]. IEEE Trans Electron Device, 1997, 44(12): 312- 319.
  • 2皮罗拉 N.用于VLSI模拟的小尺寸MOS器件模型[M].张兴,李映雪,译.北京:科学出版社,1993:30-31.
  • 3Parikh C D, Patrikar R M. A compact model for the N-well resistor [J]. Solid-State Electron, 1999, 43(3): 683-685.
  • 4罗宏伟,师谦.集成电路抗ESD设计中的TLP测试技术[J].电子产品可靠性与环境试验,2003,21(4):44-46. 被引量:13
  • 5Amerasekera A, Duvvury C. ESD in silicon integrated circuits, Second section [M]. England: John Wiley & Sons Ltd, 2002: 326-329.
  • 6Caruso A, Spirito P, Vitale G. Negative resistance induced by avalanche injection in bulk semiconductors [J]. IEEE Trans Electron Device, 1974, 21: 578-586.
  • 7Krieger G, Niles P. Diffused resistors characteristics at high current density levels-analysis and applications [J]. IEEE Trans Electron Device, 1989, 36(2): 416-423.

二级参考文献5

  • 1Maloney T J, Khurana N. Transmission Line Pulsing Techniques for Circuit Modeling of ESD Phenomena[A]. 7 th EOS/ESD Symposium[C]. 1985. 49 - 54.
  • 2Voldman S, Gauthier R, Morrisseau K, et al . High- Current Characterization of Dual -Damascene Copper Interconnects in SiO2-and Low- k Interlevel Dielectrics for Advanced CMOS Semiconductor Technologies[A]. IEEE IRPS[C]. 1999. 144-153.
  • 3Chen T P, Chan R. Reproducibility of Transmission Line Measurement of Bipolar I- V Characteristics of MOSFET' S[J]. IEEE Trans. On Instrumentation and Measurement,1999,48(3): 721-723.
  • 4Meneghesso G, Santirosi S, Novarini E, et al. ESD robustness of smart -power protection structures evaluated by means of HBM and TLP tests[A]. IEEE IRiS[C]. 2000.270 - 275.
  • 5Lee J C, Hoque M A, Croft G D, et al. A Method for Determining a Transmission Line Pulse Shape That Produces Equivalent Results to Human Body Model Testing Methods[A]. EOS/ESD Symposium Proceedings[C]. 2000. 97-103.

共引文献12

同被引文献7

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部