期刊文献+

A low-phase-noise and low-power crystal oscillator for RF tuner 被引量:4

一种用于射频调谐器的低相位噪声低功耗晶体振荡器(英文)
下载PDF
导出
摘要 A 37. 5 MHz differential complementary metal oxide semiconductor (CMOS) crystal oscillator with low power and low phase noise for the radio frequency tuner of digital radio broadcasting digital radio mondiale (DRAM) and digital audio broadcasting (DAB) systems is realized and characterized. The conventional cross-coupled n-type metal oxide semiconductor (NMOS) transistors are replaced by p-type metal oxide semiconductor (PMOS) transistors to decrease the phase noise in the core part of the crystal oscillator. A symmetry structure of the current mirror is adopted to increase the stability of direct current. The amplitude detecting circuit made up of a single- stage CMOS operational transconductance amplifier (OTA) and a simple amplitude detector is used to improve the current accuracy of the output signals. The chip is fabricated in a 0. 18- pxn CMOS process, and the total chip size is 0. 35 mm x 0. 3 mm. Under a supply voltage of 1.8 V, the measured power consumption is 3.6 mW including the output buffer for 50 testing loads. The proposed crystal oscillator exhibits a low phase noise of - 134. 7 dBc/Hz at 1-kHz offset from the center frequency of 37. 5 MHz. 实现了一种基于CMOS工艺的用于DRM与DAB数字广播射频调谐器的具有低相位噪声与低功耗的工作在37.5MHz的差分结构晶体振荡器.在晶体振荡器的核心部分采用了PMOS晶体管来代替传统的NMOS晶体管以降低相位噪声.采用了对称结构的电流镜以提高直流稳定度.采用了由一阶CMOS运算跨导放大器和简单的幅度探测器构成的幅度探测电路以提高输出信号的电流精确度.芯片采用0.18-μmCMOS工艺实现,芯片面积为0.35mm×0.3mm.芯片包含用于驱动50Ω测试的负载接口电路,在1.8V供电电压下,所测得的芯片功耗仅为3.6mW.晶体振荡器的工作输出信号在距离其中心频率37.5MHz频偏1kHz处的相位噪声为-134.7dBc/Hz.
出处 《Journal of Southeast University(English Edition)》 EI CAS 2012年第1期21-24,共4页 东南大学学报(英文版)
基金 The National Natural Science Foundation of China(No. 61106024) the Specialized Research Fund for the Doctoral Program of Higher Education (No. 20090092120012) the Science and Technology Program of South east University (No. KJ2010402)
关键词 complementary metal oxide semiconductor(CMOS) crystal oscillator phase noise power consumption CMOS 晶体振荡器 相位噪声 功耗
  • 相关文献

参考文献1

二级参考文献12

  • 1周建政,王志功,李莉,王科平,贾鹏.数字调幅广播发展的技术瓶颈与解决方案[J].广播与电视技术,2007,34(2):108-111. 被引量:6
  • 2Tadjpour S, Cijvat E, Hegazi E, et al. A 900-MHz dual conversion low-IF GSM receiver in 0.35um CMOS. IEEE , J of Solid - State Circuits, 2001, 36 (12) : 1992-2002
  • 3Hofmann, Stott, Poole. Minimum Receiver requirements for DRM (Draft version 1.5). DRM Consortium, 2006.03
  • 4Bradley M J. Wideband receiver for digital radio mondiale. Electronics & Communication Engineering Journal, 2002, 14 (1):15-20
  • 5Razavi B. Design considerations for direct-conversion receivers. IEEE Trans on Circuits and Systems-Ⅱ: Analog and Digital Signal Processing, 1997, 44(6):428-435
  • 6Lee S, Jung K, Kim W, et al. A 1 GHz image-rejection down-converter in 0.8/μm CMOS technology. IEEE Tran on Consumer Electronics, 1998, 44(2) : 235-239
  • 7Behbahani F, Leete J C, Kishigami Y, et al. A 2.4-GHz low-IF receiver for wideband WLAN in 0.6μm CMOS-architecture and front-end. IEEE J of Solid-State Circuits, 2000, 35(12) : 1908-1916
  • 8Redman-White W, Leenaerts D M W. 1/f noise in passive CMOS mixers for low and zero IF integrated receivers. In: Proceedings of the 27th European Solid-State Circuits Conference, Villach, Austria, 2001.41-44
  • 9Behbahani F, Kishigami Y, Leete J, et al. CMOS mixers and polyphase filters for large image rejection. IEEE J of Solid-State Circuits , 2001, 36(6) : 873-887
  • 10Shamsi, H, Shoaei, O, Zahabi, A, et al. A systematic approach for design of the IF and base-band of a low-IF GSM receiver. In: Proceedings of the 16th International Conference on Microelectronics,Tunisia, Tunis 2004. 680-683

共引文献6

同被引文献7

引证文献4

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部