期刊文献+

0.18μm RF CMOS双向可控硅ESD防护器件的研究(英文) 被引量:2

Investigation on Bi-directional SCR ESD Protection Devices in a 0.18μm RF CMOS Process
下载PDF
导出
摘要 基于传统双向可控硅(DDSCR)提出了两种静电放电(ESD)保护器件,可应对正、负ESD应力从而在2个方向上对电路进行保护。传统的DDSCR通过N-well与P-well之间的雪崩击穿来触发,而提出的新器件则通过嵌入的NMOS/PMOS来改变触发机制、降低触发电压。两种改进结构均在0.18μmRFCMOS下进行流片,并使用传输线脉冲测试系统进行测试。实验数据表明,这两种新器件具有低触发电压、低漏电流(~nA),抗ESD能力均超过人体模型2kV,同时具有较高的维持电压(均超过3.3V),可保证其可靠地用于1.8V、3.3V I/O端口而避免出现闩锁问题。 Based on the bi-directional silicon controlled rectifier(SCR),two novel electrostatic discharge(ESD) protection devices have been proposed,which can prevent ESD stresses on both the positive and the negative directions.While the conventional dual-direction SCR ESD protection device is usually triggered by the avalanche breakdown between N-well and P-well,the two proposed devices use the embedded NMOS/PMOS as the triggering structure to decrease the trigger voltage.Both the modified structures are implemented in a 0.18μm RF CMOS process and examined by the transmission line pulse testing system.Experimental results indicate that the proposed devices have lower trigger voltage,smaller leakage current(~nA),a protection level passing 2 kV of human body model,and a high holding voltage(3.3 V),making them immune to the latch-up in 1.8 V or 3.3 V I/O ESD protection applications.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2013年第3期284-288,299,共6页 Research & Progress of SSE
基金 国家自然科学基金资助项目(11074280) 江苏省自然科学基金资助项目(BK2012110) 中央高校基本科研业务费专项资金资助项目(JUSRP51323B) 专用集成电路与系统国家重点实验室开放研究课题基金资助项目(11KF003) 江苏高校优势学科建设工程资助项目和江苏省六大人才高峰资助项目(DZXX-053)
关键词 静电放电 双向可控硅 传输线脉冲测试系统 人体模型 electrostatic discharge bi-directional silicon controlled rectifier transmission line pulse testing system human body model
  • 相关文献

参考文献1

二级参考文献9

  • 1罗宏伟,恩云飞,杨银堂,朱樟明.多指条nMOSFET抗ESD设计技术[J].电路与系统学报,2004,9(6):132-134. 被引量:9
  • 2Maloney T J,Khurana N.Transmission line pulsing techniques for circuit modeling of ESD phenomena[C].7th EOS/ESD Symposium,1985:49-54.
  • 3Wang A Z H,Tsay C H.An on-chip ESD protection circuit with low trigger voltage in BiCMOS technology[J].Solid-state Circuits,2001,36 (1):40-45.
  • 4Ker M D,Chen T Y,Wu C Y.Design and analysis of on-chip ESD protection circuit with very low input capacitance for high-precision analog applications[J].Analog Integrated Circuits and Signal Processing,2002,32(3):257-278.
  • 5Mergens M P J,Geert Wybo,Bart Keppens,et al.ESD protection circuit design for ultra-sensitive IO applications in advanced sub-90nm CMOS technologies[C].ISCAS 2005,Kobe Japan,2005:1194-1197.
  • 6Chaine M,Davis J,Kearney A I.TLP analysis of 0.125μm CMOS ESD input protection circuit[J].Microelectronies and Reliability,2005,45 (2):223-231.
  • 7Chan Mansun,Yuen Selina S,Ma Zhijian,et al.Comparison of ESD protection capability of SOl and bulk CMOS output buffers[C].Proceedings of the International Reliability Physics Symposiμm(IRPS),1994:294-298.
  • 8路香香,姚若河,罗宏伟.ESD应力下的NMOSFET模型[J].微电子学,2007,37(6):842-847. 被引量:8
  • 9罗宏伟,肖庆中,路香香,石晓峰.集成电路ESD设计验证技术[J].微电子学,2008,38(6):757-760. 被引量:2

共引文献1

同被引文献2

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部