3JIANG T, LUO S J. 3D integration-present and future [C] // Proceedings of the 10^th Electronics Packaging Technology Conference. Singapore, 2008:373 - 378.
4NAVAS K, VEMPATI S R, LIM S, et al. Development of 3D silicon module with TSV for system in packaging [ C ]///Proceedings of the 58^th Electronic Components and Technology Conference. Lake Buena Vista, FL, USA, 2008:550 -555.
5VARDAMAN E J. 3D IC infrastructure status and issues [ C ]//Proceedings of 2010 Electronic System-Integration Technology Conference. Berlin, Germany, 2010.
6KUO T Y, CHANG S M, SHIH Y C, et al. Reliability tests for a three dimensional chip stacking structure with through silicon via connections and low cos[ C] //Proceeings of the 58^th Electronic Components and Technology Conference. Lake Buena Vista, FL, USA, 2008:853-858.
7ONGY Y, CHAITC, YU D Q, et al. Assembly and reliability of micro-bumped chips with through-silicon vias (TSV) interposer[C]//Proceeings of the 59^th Electronic Components and Technology Conference. Singapore, 2009 : 452 - 458.
8SELVANAYAGAM C S, LAU J H, ZHANG X W, et al. Nonlinear thermal stress/strain analyses of copper filled TSV (through silicon via ) and their flip-chip microbumps[ J ]. IEEE Trans on Advanced Packaging, 2009, 32 (4):720.
9LU K H, ZHANG X F, RYU S K, et al. Thermomechanical reliability of 3-D ICs containing through silicon via [ C ] // Proceedings of the 59^th Electronic Components and Technology Conference. San Diego, CA, USA, 2009: 630-634.
10JESD22-AI04C, Temperature cycling [ S ]. JEDEC Solid State Technology Association, 2005.
