期刊文献+

基于人工蜂群算法的数字电路多故障测试生成算法

A multiple faults test generation algorithm for digital circuits based on artificial bee colony algorithm
下载PDF
导出
摘要 针对数字电路多固定故障测试生成故障覆盖率低和平均测试生成时间长的问题,提出了人工蜂群和神经网络优化的数字电路多固定故障测试生成算法。该算法首先通过等效的方法得到多固定故障的单固定故障模型,再使用Hopfield二值神经网络的方法得到单固定故障的约束电路模型,最后使用人工蜂群优化方法求解故障约束电路接口电路的能量函数的零值点获得原电路的多固定故障的测试生成矢量。实验结果(在ISCAS’85国际标准测试电路上)表明该算法的故障覆盖率可达98.5%以上,平均测试生成时间小于0.25μs。 A muhiple stuck-at faults test generation algorithm based on artificial bee colony and neural net- works for circuits is proposed in this paper, because the test generation faults coverage is low and the average test generation time is long for multiple stuck-at faults in digital circuits. The algorithm obtains single stuck-at fault model of multiple stuck-at faults by the method of equivalent firstly, and constructs the constraint circuit model of the single stuck-at fault circuit using Hopfield neural networks. The test vectors for multiple stuck-at faults in the original circuit can be obtained by solving the zero value of energy function of the constraint net- work's interface circuit with artificial bee colony optimization. The experimental results( ISCAS'85 internation- al standard test circuits) show the faults coverage of the algorithm is above 98.5% and the average test genera- tion time is less than 0. 25 μs.
出处 《重型机械》 2016年第3期6-12,共7页 Heavy Machinery
基金 国家自然科学基金(61300098) 吉林市科技局资助项目(201414006)
关键词 神经网络 人工蜂群算法 约束电路 能量函数 neural networks artificial bee colony constraint circuit energy function
  • 相关文献

参考文献16

  • 1Javier Ferrer, Peter M. Kruse.Search based algorithms for test sequence generation in functional Testing[J]. Information and Software Technology,2014,7(14):4-10.
  • 2Stelios Neophytou, Maria K. Michael.Multiple detection test generation with diversified fault partitioning paths[J]. Microprocessors and Microsystems,2014,38(4):585-590.
  • 3韦翠荣,颜学龙,尚玉玲.边界扫描测试生成与故障诊断的研究与实现[J].计算机工程,2015,41(1):303-308. 被引量:7
  • 4YONG Chang Kim,V.D.Agrawal.Multiple faults:modeling,simulation and test[C]. Proc.of 15th International Conference on VLSI Design,2012:55-58.
  • 5Nachiketa Das, Pranab Roy, Hafizur Rahaman.Bridging fault detection in cluster based FPGA by using Muller C element[J]. Computers and Electrical Engineering,2013,28(9): 2469-2482.
  • 6李鹏,颜学龙,孙元.基于多配置LFSR的测试生成结构设计[J].计算机工程与科学,2014,36(5):814-820. 被引量:2
  • 7I. Voyiatzis, C. Efstathiou.An effective two-pattern test generator for Arithmetic BIST[J]. Computers and Electrical Engineering,2013,39(10):398-409.
  • 8罗汉青,梁利平,叶甜春.基于遗传算法的随机测试生成技术探究[J].电子测试,2013(7):28-32. 被引量:2
  • 9Reza Nourmandi-Pour a,n, NafisehMousavian.A fully parallel BIST-based method to test the crosstalk defects on the inter-switch links in NOC[J]. Microelectronics Journal,2013,35(1):248-257.
  • 10Jiri Balcarek, Petr Fiser, Jan Schmidt. Techniques for SAT-based constrained test pattern generation[J]. Microprocessors and Microsystems.2012,9(10):185-189.

二级参考文献79

共引文献35

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部