期刊文献+

基于需求的断言自动生成技术

Automatic Assertion Generation Technique Based on Demands
下载PDF
导出
摘要 基于断言的验证方法已经广泛应用于芯片设计和验证,其主要作用是提高验证效率和验证质量,然而单纯依靠手工编写断言需要耗费大量人力和时间,使得断言的应用受到较大限制。为此,提出一种基于需求的断言自动生成方法。通过规范波形描述方式、定义行为窗及解析寄存器传输级代码,给出信号组合算法及波形分析算法,并设计包含波形库、断言库及波形解析器的断言自动生成工具。实验结果表明,与手工编写的断言相比,该方法生成的断言在数量上满足每100条寄存器传输级代码对应10条~20条断言的要求,并且正确率较高。 Assertion-based verification is widely used in IC design and verltlCation tor improving verification efficiency and quality. However,manually writing assertions costs a lot of time and manpower,which greatly limits the application of assertions. To solve this problem, this paper proposes an automatic assertion generation method based on demands. Signal combining algorithm and waveform analysis algorithm are given by regulating waveform description way,defining the behavior window and parsing the register transfer level codes. The automatic assertion generation tool, which contains wave library, assertion library and wave parser,is then designed. Experimental result shows that this method can meet the requirement for generating 10 to 20 assertions per 100 lines of register transfer level codes, and the generated assertions have high accuracy.
出处 《计算机工程》 CAS CSCD 北大核心 2016年第8期28-33,共6页 Computer Engineering
关键词 断言自动生成系统 需求 验证方法 寄存器传输级 行为窗 Automatic Assertion Generation System ( AAGS ) demand verification method register transfer level behavioral window
  • 相关文献

参考文献15

  • 1Piccolboni L,Paravadelli G.Simplified Stimuli Generation for Scenario and Assertion Based Verification[C]//Proceedings of the 15th Latin American Test Workshop.Washington D.C.,USA:IEEE Press,2014:1-6.
  • 2Sohofi H,Navabi Z.Assertion-based Verification for System-level Designs[C]//Proceedings of the 15th International Symposium on Quality Electronic Design.Washington D.C.,USA:IEEE Press,2014:582-588.
  • 3Uchevler B N,Svarstad K.Assertion Based Verification Using PSL-like Properties in Haskell[C]//Proceedings of the 16th International Symposium on Design and Diagnostics of Electronic Circuit&Systems.Washington D.C.,USA:IEEE Press,2013:254-257.
  • 4马博,韩俊刚.采用PSL的基于断言的验证[J].计算机工程,2007,33(2):217-219. 被引量:3
  • 5张华,郭建,韩俊刚.基于PSL断言的宽带电路交换芯片验证[J].计算机工程,2007,33(14):216-218. 被引量:3
  • 6Guglielmo G D,Guglielmo L D,Fummi F,et al.Enabling Dynamic Assertion-based Verification of Embedded Software Through Model-driven Design[C]//Proceedings of Design,Automation&Test in Europe Conference&Exhibition.Washington D.C.,USA:IEEE Press,2012:212-217.
  • 7李暾,郭阳,李思昆.基于断言的模拟矢量自动生成方法[J].软件学报,2004,15(10):1441-1450. 被引量:4
  • 8Ulus D,Sen A.Using Haloes in Mixed-signal Assertion Based Verification[C]//Proceedings of IEEE International High Level Design Validation and Test Workshop.Washington D.C.,USA:IEEE Press,2012:49-65.
  • 9杨修涛,鲁巍,李晓维.时序电路状态覆盖向量的遗传方法筛选[J].计算机辅助设计与图形学学报,2006,18(2):251-256. 被引量:1
  • 10鲁巍,杨修涛,李晓维.基于混合遗传算法的RTL激励生成[J].小型微型计算机系统,2006,27(1):80-84. 被引量:1

二级参考文献59

  • 1杜慧敏,曾泽沧,孟李林,韩俊刚,沈绪榜.建立SDH系列芯片验证平台[J].计算机辅助设计与图形学学报,2004,16(5):678-681. 被引量:5
  • 2TunLi YangGuo Si-KunLi.Automatic Circuit Extractor for HDL Description Using Program Slicing[J].Journal of Computer Science & Technology,2004,19(5):718-728. 被引量:1
  • 3Corno F,Prinetto P,Rebaudengo R,et al.GATTO:a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits[J].IEEE Transactions on Computer-Aided Design,1996,15(8):991-1000
  • 4Li Huawei,Min Yinghua,Li Zhongcheng.An RT-level ATPG based on clustering of circuit states[C] //Proceedings of the 10th Asian Test Symposium (ATS'01),Kyoto,2001:213-218
  • 5Huang C-Y,Cheng K-T.A new extended finite state machine(EFSM) model for RTL design verification[C] //Proceedings of IEEE International High Level Design Validation and Test Workshop,San Diego,California,1998:47-53
  • 6Gao Yan,Shen Li.A high-level testing generation method based on Verilog RTL model[C] //Proceedings of Workshop on RTL and High Level Testing(WRTLT03),Xi'an,2003:61-67
  • 7Shen Li.VRM:Verilog RTL model for high-level testing[C] //Proceedings of Workshop on RTL and High Level Testing(WRTLT03),Xi'an,2003:43-48
  • 8Xu Shiyi.Forecasting the efficiency of test generation algorithms for digital circuits[C] //Proceedings of the 10th Asian Test Symposium (ATS'00),Taiwan,2003:179-185
  • 9Zhu Ming,Bian Jinian,Wu Weimin,et al.Property classification for hybrid verification[C] //Proceedings of Workshop on RTL and High Level Testing(WRTLT03),Xi'an,2003:129-132
  • 10Corno F,Prinetto P,Rebaudengo M,et al.A new approach for initialization sequences computation for synchronous sequential circuits[C] //Proceedings of International Conference on Circuit Design,Austin,Texas,1997:381-386

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部