期刊文献+

Combined Novel Gate Level Model and Critical Primary Input Sharing for Genetic Algorithm Based Maximum Power Supply Noise Estimation

基于最大电源噪声门级模型的遗传算法电源噪声估计(英文)
下载PDF
导出
摘要 A gate level maximum power supply noise (PSN) model is defined that captures both IR drop and di/dt noise effects. Experimental results show that this model improves PSN estimation by 5.3% on average and reduces computation time by 10.7% compared with previous methods. Furthermore,a primary input critical factor model that captures the extent of primary inputs' PSN contribution is formulated. Based on these models,a novel niche genetic algorithm is proposed to estimate PSN more effectively. Compared with general genetic algorithms, this novel method can achieve up to 19.0% improvement on PSN estimation with a much higher convergence speed. 提出一种能够综合考虑IRdrop和di/dt噪声的门级电路模型.实验表明,利用这种模型进行电源噪声估计,可以比传统模型提高5.3 %的精度,同时运算时间降低10.7 %.根据输入信号对最大电源噪声的影响,还提出了关键输入信号模型.实验表明,在进行电源噪声估计中,基于这些模型的遗传算法,能够比传统的遗传算法提高最多19.0 %的精度,并且收敛更加迅速.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2007年第9期1375-1380,共6页 半导体学报(英文版)
基金 国家自然科学基金资助项目(批准号:90207001)~~
关键词 power supply noise gate level model niche genetic algorithm 电源噪声 门极模型 小生境遗传算法
  • 相关文献

参考文献15

  • 1ITRS 2005.Available online at http://public.itrs.net.
  • 2Tirumurti C,Kundu S,Sur-Kolay S,et al.A modeling approach for addressing power supply switching noise related failures of integrated circuits.DATE,2004:1078.
  • 3Chang Y S,Gupta S K,Breuer M A.Analysis of ground bounce in deep sub-micron circuits.Proc 15th IEEE VLSI Test Symp,1997:110.
  • 4Senthinathan R,Prince J L.Simultaneous switching noise of CMOS devices and systems.Boston:Kluwer,1994.
  • 5Hsieh C T,Lin J C,Chang S C.Vectorless estimation of maximum instantaneous current for sequential circuits.IEEE Trans Comput-Aided Des Integr Circuits Syst,2006,25(11):2341.
  • 6Kriplani H,Najm F N,Hajj I N.Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits:algorithms,signal correlations,and their resolution.IEEE Trans Comput-Aided Des Integr Circuits Syst,1995,14(8):998.
  • 7Jiang Y M,Cheng K T.Exact and approximate estimation for maximum instantaneous current of CMOS circuits.Proc of Design,Automation and Test in Europe,1998:698.
  • 8Krstic A,Cheng K T.Vector generation for maximum instantaneous current through supply lines for CMOS circuits.Proc IEEE DAC,1997:383.
  • 9Jiang Y M,Krstic A,Cheng K T.Estimation for maximum instantaneous current through supply lines for CMOS circuits.IEEE Trans VLSI Syst,2000:61.
  • 10Zhao S,Roy K,Koh C K.Estimation of inductive and resistive switching noise on power-supply network in deep submicron CMOS circuits.Proc ICCD,2000:65.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部