期刊文献+

Flash存储器的冗余实现

Introduce of Redundant Technique used in Flash
下载PDF
导出
摘要 Flash存储器是在20世纪80年代末逐渐发展起来的一种新型半导体非挥发性存储器,它具有结构简单、高密度、低成本、高可靠性和系统的电可擦除性等优点,是当今半导体存储器市场中发展最为迅速的一种存储器。文章对Flash存储器的发展现状及发展趋势进行了介绍,分析了Flash存储器的工作机理;并针对Flash存储器是一种数据正确性非理想的器件,在使用中可能会有坏损单元,探讨了Flash存储器冗余技术的种类和实现方法。 Flash memory is in the 20th century, late 80's gradually developed a new type of semiconductor non- volatile memory, it has a simple structure, high-density, low cost, high reliability and system of electrically erasable nature of the advantages of today's semiconductor. This paper introduces the development of Flash memory status and development trends of Flash memory, and analyzes the working mechanism of the Flash memory. And for Flash memory is a data of non-ideal device may be corrupted in use unit, discusses the types of Flash memory redundancy and realization method.
出处 《电子与封装》 2010年第5期30-32,共3页 Electronics & Packaging
关键词 FLASH存储器 冗余技术 非挥发 flash memory redundant technique NVM
  • 相关文献

参考文献2

二级参考文献19

  • 1[6]Lucero E M, Challa N, Feilds J. A 16k-bit smart 5V-only EEPROM with redundancy [J]. IEEE J Sol Sta Circ,1983;18(10): 539-544.
  • 2[7]Van Houdt J.HIMOS - a high efficiency flash EEPROM cell for embedded memory applications [J]. IEEE Trans Electron Device, 1993;40(12):2255.
  • 3[8]Lenzlinger M, Snow E H. Fowler-Nordheim tunneling in thermally grown SiO2 [J].J Appl Phys,1969; 40: 278.
  • 4[9]Hisamune Y S. A high capacitive coupling ration (HiCR) cell for 3 V only 64 Mbit and future flash memories [A]. IEEE IEDM [C]. 1993.1922.
  • 5[10]Ohnakado T. Novel electron injection method using band-to-band tunneling induced hot electron (BBHE) for flash memory with a p-channel cell [A]. IEDM [C].1995. 279.
  • 6[11]Iwata Y. A high-density NAND EEPROM with block-page programming for microcomputer applications [J]. IEEE J Sol Sta Circ,1990;25(4): 417-424.
  • 7[12]Ajika B. A 5V only 16M bit flash EEPROM cell with a simple stacked gate structure [A]. IEDM [C].1990.115.
  • 8[13]Kobayashi S. Memory array architecture and decoding scheme for 3V-only sector erasable DINOR flash memory [J]. IEEE J Sol Sta Circ, 1994; 29(4): 454-460.
  • 9[14]Kim K S. A novel dual string NOR (DuSNOR) memory cell technology scalable to the 256M bit and 1G bit flash memory [A]. IEDM [C].1995.263.
  • 10[15]Dimaria D J. Trap creation in silicon dioxide produced by hot electrons [J]. J Appl Phys, 1989; 65(6): 2342-2355.

共引文献28

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部