期刊文献+

一种低代价零开销SoC在线调试系统设计 被引量:4

A Low-cost Zero-overhead In-circuit Debug System Design for SoC
下载PDF
导出
摘要 设计和开发嵌入式系统及应用,片上调试系统必不可少.针对自主设计的PKU-DSP II系统芯片,设计了基于串口通信的在线调试系统.片上调试模块在处理器内部调试数据通道和流水线管理单元的支持下,实现了软件/硬件断点、单步、复位和在线程序下载调试功能,还开发了上位机调试软件和图形界面.精确的流水线控制技术和流水线误停的处理,使得调试系统具有零时序开销的优点.FPGA原型验证结果表明设计功能正确,在不降低原有系统性能的前提下,增加调试功能后硬件资源增加小于3%. On-chip debug is essential for design and development of embedded systems and software .UART based in-circuit debug system is designed for our PKU-DSP II system-on-a-chip .With the assist of debug data channels and pipeline control unit within the processor ,the on-chip debug module can support functions such as hardware/software breakpoint ,single-stepping ,system reset as well as online program downloading and debug software with GUI is developed for host computer . Accurate pipeline control technique and proper handling of pipeline mis-suspending provide the debug system the advantage of zero timing overhead .The FPGA prototyping results show that the proposed design is correct and the hardware cost increases by no more than 3% without reducing the performance of the system .
出处 《微电子学与计算机》 CSCD 北大核心 2014年第3期89-93,共5页 Microelectronics & Computer
基金 深圳市科技计划基础研究(JC201005270278A)
关键词 系统芯片 在线调试 串口通信 硬件 软件断点 在线下载 system-on-chip in-circuit debug UART hardware/software breakpoint online downloading
  • 相关文献

参考文献9

  • 1罗客露,陈云川.嵌入式软件调试技术[M].北京:电子工业出版社,2008.
  • 2Brat Vermeulen, Neal Stollon, Rolf Kuhnis, et al. O- verview of debug standardization activities [J]. IEEE Design g Test of Computers, 2008, 25(3) .. 258-267.
  • 3Kuen-Jong Lee, Si-Yuan Liang, Alan S A low-cost SO(; debug platform based on on-chip test architec- tures [C]//IEEE International SOC Conference. Bel- fast: IEEE Press, 2009.161- 164.
  • 4Test Technology Standards Committee of the IEEE Computer Society IEEE Standard Test Access Port and Boundary Scan Architecture [S]. New York IEEEPress, 2001.
  • 5Wang Gang, Zhang Shengbing. On-chip debug archi- tecture for MCU-DSP core based system-on-chip [C]// IEEE International Conference on Computer Science and Automation Engineering. Shanghai: IEEE Press, 2011: 605-608.
  • 6曾洁,贾世杰,陈少华.基于串口通信方式实现对工控微处理器的代码下载与调试[J].化工自动化与仪表,2009,36(1):86-88.
  • 7梁中书,陈必龙,严晓浪,王界兵.CPU中可伸缩低开销的硬件调试器设计[J].微电子学与计算机,2004,21(8):141-144. 被引量:2
  • 8王腾,谢峥,赵月明,等.面向医疗电子应用的16位RISCMCU设计与实现[J/0L].[2013-04-20].北京大学学报自然科学版,http://www.cnki.net/kcms/de-tail/11.2442.N.20130513.1546.001.html.
  • 9王琪,高瑛珂,华斯亮,张铁军,王东辉,侯朝焕.可复用微处理器片上调试功能的设计与实现[J].计算机辅助设计与图形学学报,2012,24(10):1369-1374. 被引量:7

二级参考文献10

  • 1黄海林,范东睿,许彤,朱鹏飞,郑保建,曹非,陈亮.嵌入式处理器在片调试功能的设计与实现[J].计算机辅助设计与图形学学报,2006,18(7):1005-1010. 被引量:9
  • 2金辉,华斯亮,张铁军,侯朝焕.基于JTAG标准的处理器片上调试的分析和实现[J].微电子学与计算机,2007,24(6):116-119. 被引量:12
  • 3John L Hennessy, David A. Patterson. Computer Architecture: A quantitative approach(3rd edition). China Machine Press, 2002.
  • 4Ross Bannatyne. Debugging Aids for System-on-a-chip.Unknown Conference, 1998.
  • 5The ARM7TDMI Debug Architecture. Application Notes 28A.
  • 6IEEE Standard Test Access Port and Boundary Scan Architecture, IEEE Std 1149.1, 1990.
  • 7Hsieh M C, Huang C T. An embedded infrastructure of debug and trace interface for the DSP platform [C]// Proceedings of Design Automation Conference. New York: ACM Press, 2008:866-871.
  • 8Wang G, Zhang S B. On-chip debug architecture for MCU- DSP core based system-on-chip [C]//Proceedings of Computer Science and Automation Engineering. Los Alamitos: IEEE Computer Society Press, 2011:605-608.
  • 9IEEE Std Pl149.1-2001 IEEE standard test access port and boundary-scan architecture[S].
  • 10成杏梅,刘鹏,钟耿,王小航,姚庆栋.嵌入式MPSoC的调试功能实现[J].计算机辅助设计与图形学学报,2008,20(4):438-445. 被引量:8

共引文献7

同被引文献17

引证文献4

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部