期刊文献+

基于GGNMOS的ESD建模与仿真技术研究 被引量:3

The ESD Modeling and Simulation Technology Research Based on GGNMOS
下载PDF
导出
摘要 随着微电子加工工艺技术的发展,集成电路对静电越来越敏感。设计合理有效的静电放电(ESD)保护器件显得日趋重要。传统的"手动计算+流片验证"的设计方法费时耗力。该文基于栅极接地的NMOS(GGNMOS)器件,以Sentaurus为仿真平台,建立器件模型,根据ESD防护能力的需求,计算出GGNMOS的设计参数,设计出防护指标达到人体模型(HBM)4.5kV的管子。结果表明,该方法简单有效,能缩短设计周期,是防护器件设计的一种优秀方法。 With the development of microelectronics processing technology,integrated circuits are increasingly sensitive to static electricity.A reasonable and effective design of ESD protection devices seems increasingly important.It is time-consuming and labor-intensive for the traditional design method which is"manual calculation and tapeout verification".Based on GGNMOS devices,Sentaurus simulation platform is uesd to establish the device model in this paper.Considered the needs of ESD protection capability,we calculate the design parameters of GGNMOS,design a tube which protect capacity can reach 4.5kV for the HBM.The results show that the method is simple and effective,can greatly shorten the design cycle,which can regarded as an excellent method for protection device.
出处 《压电与声光》 CSCD 北大核心 2015年第2期327-329,共3页 Piezoelectrics & Acoustooptics
基金 自然科学基金资助项目(51171038)
关键词 栅极接地的NMOS(GGNMOS) 人体模型(HBM) 静电放电(ESD) 建模 仿真 grounded gate NMOS(GGNMOS) human body model(HBM) electrostatic discharge(ESD) modeling simulation
  • 相关文献

参考文献6

  • 1POMMERENKE D. On the Influence of the speed of approach, humidity and arc length on ESD breakdown I-J]. ESD Forum, 1993/1994:103-111.
  • 2罗宏伟,恩云飞,杨银堂,朱樟明.多指条nMOSFET抗ESD设计技术[J].电路与系统学报,2004,9(6):132-134. 被引量:9
  • 3MAAS J, RHOADES W. New ANSI ESD standard o- vercoming the deficiencies of world wide ESD stand- ards[J]. IEEE Int Symp Electromagnetic Compatibili- ty, 1998,2:1078-1082.
  • 4WYBO G, VERLEYE S, CAMP B V,et al. Charac- terizing the transient device behavior of SCRs by means of VFTLP waveform analysis [J]. EOS/ESD Syrup, 2007:366-375.
  • 5HYATT H. The impact of voluntary vs. legal ESD standardsFJ]. Int J Electromagn Compat, 1996, 276: 75-82.
  • 6MARDIGUIAN M. Electrostatic discharge: under- stand, simulate and FixESD problems [ M]. Warren- ton, VA : Don White Consultants, 1986.

二级参考文献7

  • 1Oh Kwang-Hoon, Duvvury Charvaka, et al. Investigation of Gate to Contact Spacing Effect on ESD Robustness of Salicided Deep submicron Single finger NMOS Transistors [A]. IEEE 40th Annual International Reliability Physics Symposium [C]. Dallas, Texas, 2002: 148-155.
  • 2Huh Y J, Axerad V, Chen Jau Wen, et al. The Effect of Substrate Coupling on Triggering Uniformity and ESD Failure Threshold of Fully Silicided NMOS Transistors [A]. 2002 Symposium On VLSI Technology Digest of Technical Papers [C].2002: 220-221.
  • 3Russ C C, Mergens M P J, Verhaege1K G, et al. GGSCRs: GGNMOS Triggered Silicon Controlled Rectifiers for ESD Protection in Deep Sub-Micron CMOS Processes [A]. Proc. EOS/ESD Symp. [C]. 2001: 22-31.
  • 4Mergens Markus P J, Verhaege Koen G, Russ Christian C, et al. Multi-Finger Turn-on Circuits and Design Techniques for Enhanced ESD Performance and Width-Scaling [A]. IEEE 2001 EOS/ESD Symposium [C].
  • 5Amerasekera A, Roozendaal L van, Bruines J, Kuper F. Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parameters [J]. IEEE Tran. El. Dev., 1991, 38(9): 2161-2168.
  • 6Oh K H, Duvvury C, Salling C, Banerjee K, Dutton R W. Non-uniform Bipolar Conduction in Single Finger NMOS Transistors and Implications for Deep Submicron ESD Design [A]. 39th IEEE IRPS [C]. 2001-04/05: 226-234.
  • 7罗宏伟,师谦.集成电路抗ESD设计中的TLP测试技术[J].电子产品可靠性与环境试验,2003,21(4):44-46. 被引量:13

共引文献8

同被引文献2

引证文献3

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部