期刊文献+

Design of a low power 10 bit 300 ksps multi-channel SAR ADC for wireless sensor network applications 被引量:2

Design of a low power 10 bit 300 ksps multi-channel SAR ADC for wireless sensor network applications
原文传递
导出
摘要 This paper presents a low power 10 bit 300 ksps successive approximation register analog-to-digital converter (SAR ADC) which is applied in wireless sensor network (WSN) applications. A single ended energy- saving split capacitor DAC array and a latch comparator with a rail to rail input stage are utilized to implement the ADC, which can reduce power dissipation while expanding the full scale input range and improve the signal-to- noise ratio (SNR). For power optimization the supply voltage of the SAR ADC is designed to be as low as 2 V. Four analog input channels are designed which make the ADC more suitable for WSN applications. The prototype circuit is fabricated using 3.3 V, 0.35μm 2P4M CMOS technology and occupies an active chip area of 1.23 mm2. The test results show that the power dissipation is only 200μW at a 2 V power supply and a sampling rate of 166 ksps. The calculated SNR is 58.25 dB, the ENOB is 9.38 bit and the FOM is 4.95 p J/conversion-step. This paper presents a low power 10 bit 300 ksps successive approximation register analog-to-digital converter (SAR ADC) which is applied in wireless sensor network (WSN) applications. A single ended energy- saving split capacitor DAC array and a latch comparator with a rail to rail input stage are utilized to implement the ADC, which can reduce power dissipation while expanding the full scale input range and improve the signal-to- noise ratio (SNR). For power optimization the supply voltage of the SAR ADC is designed to be as low as 2 V. Four analog input channels are designed which make the ADC more suitable for WSN applications. The prototype circuit is fabricated using 3.3 V, 0.35μm 2P4M CMOS technology and occupies an active chip area of 1.23 mm2. The test results show that the power dissipation is only 200μW at a 2 V power supply and a sampling rate of 166 ksps. The calculated SNR is 58.25 dB, the ENOB is 9.38 bit and the FOM is 4.95 p J/conversion-step.
出处 《Journal of Semiconductors》 EI CAS CSCD 2015年第4期158-164,共7页 半导体学报(英文版)
基金 supported by the National Natural Science Foundation of China(No.61107025) the Key Innovation Team Project of Zhejiang Province(No.2010R50010)
关键词 low power multi-channels SAR ADC WSN split capacitor array low power multi-channels SAR ADC WSN split capacitor array
  • 引文网络
  • 相关文献

参考文献21

  • 1Mrkovic B, Asenbrener M. A 10-b fully differential CMOS SAR ADC for wireless sensor networks. Proceedings of the 34th International Convention on MIPRO, 20 II: 76.
  • 2Verma N, Chandrakasan A. A 25 f..L W 100 kS/s 12 b ADC for wireless micro-sensor applications. ISSCC Dig Tech Papers, 2006:222.
  • 3Chang Y K, Wang C S, Wang C K. A 8-bit 500-KS/s low power SAR ADC for bio-medical application. ISSCC, 2007: 228.
  • 4Van Elzakker M, van Tuijl E, Geraedts P, et al. A 1.9 j.L W 4.4 fJ/conversion-step 10 b I MS/s charge redistribution ADC. ISSCC Dig Tech Papers, 2008: 244.
  • 5Craninckx J, van der PI as G. A 65 f]/conversion-step 0-10-50 MS/s 0-to-0.7 mW 9 b charge-sharing SAR ADC in 90 nm digital CMOS. lSSCC Dig Tech Papers, 2007: 246.
  • 6Giannini V, Nuzzo P, Chironi V. An 820 j.LW 9 b 40 MS/s noisetolerant dynamic SAR ADC in 90 nm digital CMOS. ISSCC Dig Tech Papers, 2008: 238.
  • 7Chen H W, Liu Y H, Lin Y H, et al. A 3 mW 12 b 10 MS/s subrange SAR ADC. IEEE Asian Solid-State Circuits Conference, 2009: 153.
  • 8Hong H, Li S L, Liu S. Design of a low power multi-channel 10 bit SARADC. Appl Meehan Mater, 2014: 4576.
  • 9Wang L, Ren J Y, Yin W J, et al. A high-speed high-resolution low-distortion CMOS Bootstrapped switch. IEEE International Symposium on Circuits and Systems, 2007: 1722.
  • 10Qian L B, Zhu Z M, Yang Y T. A low distortion CMOS Bootstrapped switch. Pacific-Asia Conference on Circuits, Communications and Systems, 2009: 1109.

同被引文献13

引证文献2

二级引证文献1

相关主题

;
使用帮助 返回顶部