期刊文献+

6T SRAM cell analysis for DRV and read stability

6T SRAM cell analysis for DRV and read stability
原文传递
导出
摘要 The present paper analyzes the hold and read stability with temperature and aspect ratio variations. To reduce the power dissipation, one of the effective techniques is the supply voltage reduction. At this reduced supply voltage the data must be stable. So, the minimum voltage should be discovered which can also retain the data. This voltage is the data retention voltage(DRV). The DRV for 6T SRAM cell is estimated and analyzed in this paper.The sensitivity analysis is performed for the DRV variation with the variation in the temperature and aspect ratio of the pull up and pull down transistors. Cadence Virtuoso is used for DRV analysis using 45 nm GPDK technology files. After this, the read stability analysis of 6T SRAM cell in terms of SRRV(supply read retention voltage) and WRRV(wordline read retention voltage) is carried out. Read stability in terms of RSNM can be discovered by accessing the internal storage nodes. But in the case of dense SRAM arrays instead of using internal storage nodes,the stability can be discovered by using direct bit line measurements with the help of SRRV and WRRV. SRRV is used to find the minimum supply voltage for which data can be retained during a read operation. Similarly, WRRV is used to find the boosted value of wordline voltage, for which data can be retained during read operation. The SRRV and WRRV values are then analyzed for different Cell Ratios. The results of SRRV and WRRV are then compared with the reported data for the validation of the accuracy of the results. The present paper analyzes the hold and read stability with temperature and aspect ratio variations. To reduce the power dissipation, one of the effective techniques is the supply voltage reduction. At this reduced supply voltage the data must be stable. So, the minimum voltage should be discovered which can also retain the data. This voltage is the data retention voltage(DRV). The DRV for 6T SRAM cell is estimated and analyzed in this paper.The sensitivity analysis is performed for the DRV variation with the variation in the temperature and aspect ratio of the pull up and pull down transistors. Cadence Virtuoso is used for DRV analysis using 45 nm GPDK technology files. After this, the read stability analysis of 6T SRAM cell in terms of SRRV(supply read retention voltage) and WRRV(wordline read retention voltage) is carried out. Read stability in terms of RSNM can be discovered by accessing the internal storage nodes. But in the case of dense SRAM arrays instead of using internal storage nodes,the stability can be discovered by using direct bit line measurements with the help of SRRV and WRRV. SRRV is used to find the minimum supply voltage for which data can be retained during a read operation. Similarly, WRRV is used to find the boosted value of wordline voltage, for which data can be retained during read operation. The SRRV and WRRV values are then analyzed for different Cell Ratios. The results of SRRV and WRRV are then compared with the reported data for the validation of the accuracy of the results.
作者 Ruchi S.Dasgupta
出处 《Journal of Semiconductors》 EI CAS CSCD 2017年第2期73-79,共7页 半导体学报(英文版)
关键词 DRV SRRV WRRV data retention leakage reduction low power SRAM sensitivity analysis DRV SRRV WRRV data retention leakage reduction low power SRAM sensitivity analysis
  • 相关文献

参考文献1

二级参考文献11

  • 1Olson B D, Ball D R, Warren K M. Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design. IEEE Trans Nucl Sci, 2005, 52:2132.
  • 2Amusan O A, Sternberg A L. Single event upsets in a 130 nm hardened latch design due to charge sharing. Proc 45th Int Reli- ability Physics Symp, Arizona, 2007:306.
  • 3Black J D, Steinberg A L. Multiple-bit upset in 130 nm CMOS technology. IEEE Trans Nucl Sci, 2005, 52(6): 2536.
  • 4Amusan O A, Witulski A F. Charge collection and charge shar- ing in a 130 nm CMOS technology. IEEE Trans Nucl Sci, 2006, 53(6): 3253.
  • 5Olson B D, Amusan O A, Dasgupta S, et al. Analysis of parasitic PNP bipolar transistor mitigation using well contacts in 130 nm and 90 nm CMOS technology. IEEE Trans Nucl Sci, 2007, 54(4): 894.
  • 6Amusan O A, Massengill L W. Mitigation techniques for sin- gle event induced charge sharing in a 90 nm bulk CMOS pro- cess. IEEE CFP08RPS-CDR 46th Annual International Reliabil- ity Physics Symposium, Phoenix, 2008.
  • 7Black J D, Sternberg A L. HBD layout isolation techniques for multiple node charge collection mitigation. IEEE Trans Nucl Sci, 2005, 52(6): 2536.
  • 8Haghi M, Draper J. The 90 nm double-DICE storage element to reduce single-event upsets. IEEE Midwest Symposium on Cir- cuits and Systems, 2009:463.
  • 9Chen T H, Chen J, Clark L T. Ultra-low power radiation hardened by design memory circuits. IEEE Trans Nucl Sci, 2007, 54(6): 2004.
  • 10Liu L, Zhao Y, Yue S. 3D simulation of charge collection and MNU in SEU hardened storage cells. 10th European Conference on Radiation and Its Effects in Component and Systems, 2009: 230.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部