期刊文献+

基于主存访问相关解决等技术的高带宽主存控制器设计 被引量:1

The Design of Main Memory Controller for High Bandwidth Based on Memory Disambiguation,Memory Reference Scheduling and Address Remapping
下载PDF
导出
摘要 随着现代处理器和缓存技术的发展,当代计算机系统的性能日益受到主存系统的制约,对主存带宽的需求将越来越大。论文提出主存访问相关解决、主存访问动态调度和地址重映射三项技术,利用主存访问自身的特性(局部性)、同步DRAM自身的物理特性(操作的并行性)和二者之间的关系(地址映射),设计了新型、高带宽主存控制器,有效地提高了主存系统的带宽。 The performance of modern computer system has been hindered by the memory system ever more.With the development of modern processor and cache technology,there is increasing need of the bandwidth of main memory.The paper gives a comprehensive description of design of main memory controller towards weakness lying in the relative technology.The three techniques employed in the design-memory disambiguation,memory reference scheduling and ad-dress remapping are put forward by the author.By exploiting locality existing in memory references,taking advantage of3-D structure of Synchronous DRAM and the interaction between the two things above,the paper proposed a sophisti-cated design to effectively increase main memory bandwidth.
作者 白锋 程旭
出处 《计算机工程与应用》 CSCD 北大核心 2003年第26期125-128,共4页 Computer Engineering and Applications
关键词 带宽 主存 同步DRAM 主存控制嚣 主存访问相关解决 地址重映射 主存访问动态调度 bandwidth,main memory,Synchronous DRAM,main memory controller,memory disambiguation,address remapping and memory reference scheduling
  • 相关文献

参考文献11

  • 1D Burger,J R Goodman,A Kagi.Memory Bandwidth Limitations of Future Microprocessors[C].In:Proc 23rd Ann Int'l Symp Computer Architecture,Assoc of Computing Machinery, New York, 1996:79-90.
  • 2A Saulsbury,F Pong,A Nowatzyk.Missing the memory wall:The ease for processor/memory integration[C].In:Proceedings of the 23rd Annual International Symposium on Computer Architecture ,Philadelphia, PA, 1996-05:90-101.
  • 3Pattern,David et al.A Case For Intelligent RAM[J].IEEE MICRO, 1997-03-04 : 34-44.
  • 4Vinodh Cuppu ,Bruce Jacob,Brian Davis et al.A Performance Com- parison of Contemporary DRAM Architectures[C].In :Proceedings of the 27th International Symposium on Computer Architecture,1999.
  • 5Scott Rixner,William J Dally,Ujval J Kapasi et al.Memory access scheduling[C].In :Proceedings of the 27th International Symposium on Computer Architecture, 2000.
  • 6W Lin,S Reinhardt,D Burger.Reducing DRAM Latencies with an Integrated Memory Hierarchy Reducing DRAM Latencies with an Integrated Memory Hierarchy Design[C].In:Proc 7th Int symposium on High-Performance Computer Architecture,2001-01.
  • 7ARM.AMBA Specification Rev2.0.http://www.arm.com/armtech/ AM- BA_Spec?OpenDocument.
  • 8Lineley Gwennap.Alpha 21364 to ease memory bottleneck[R].Micro- processor Report, 1998 ; 12(14) : 12-15.
  • 9Micron.SDRAM 4 M x 8 x 4 banks.Part No.MT48LC32M4A2.Data Sheet.http ://download .micron.com/pdf/datasheets/dram/128MSDRA- M_E.pdf.
  • 10David Kroft.Lockup-free instruction fetch/prefetch cache organization[C].In:Proceedings of the 8th Annum Symposium on Computer Architecture, 1981 : 81-87.

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部