期刊文献+

高速目标高分辨雷达信号处理的FPGA设计及实现 被引量:1

Design and Implementation of High-speed Target and HighResolution Radar Signal Processing Based on FPGA
下载PDF
导出
摘要 为了满足高速目标高分辨雷达探测系统的大数据量、高精度、复杂算法的实时信号处理要求,提出了一种基于现场可编程门阵列(Field Programmable Gate Array,FPGA)的多通道中频回波信号处理系统,可实现高速目标的速度、角度、距离搜索和跟踪。其中采用系统生成器(System Generator,SysGen)进行了数字下变频模块的设计、实现,简化了设计开发流程,利用高层次综合(High Level Synthesis,HLS)设计方法进行了方位角、俯仰角等模块的开发。测试结果表明:角度搜索、距离搜索、距离跟踪等模块性能均满足设计要求,系统能够实现目标的高精度实时跟踪。 In order to meet the real-time signal processing requirements of large data volume,high precision and complex algorithm of high-speed target high-resolution radar detection system,a multi-channel intermediate frequency(IF)echo signal processing system based on field programmable gate array(FPGA)is proposed,which can realize the velocity,angle,range searching and tracking of high-speed target.While System generator(SysGen)software is adopted for digital down-conversion module designing and implementing,which can simplify the design and development processes.The high level synthesis(HLS)design approach is used to develop the azimuth,pitch modules,etc.As the test outcomes show,the performance of angle,range searching and range tracking modules meets the design demand,and the system can realize high-precision real-time tracking of target.
作者 梁影 张凤萍 郑广瑜 范晓光 倪亮 LIANG Ying;ZHANG Feng-ping;ZHENG Guang-yu;FAN Xiao-guang;NI Liang(Shanghai Radio Equipment Research Institute,Shanghai 201109,China;Shanghai Engineering Research Center of Target Identification and Environment Perception,Shanghai 201109,China)
出处 《制导与引信》 2019年第4期6-10,共5页 Guidance & Fuze
关键词 高分辨雷达 现场可编程门阵列 SysGen 高层次综合 high resolution radar FPGA SysGen HLS
  • 相关文献

参考文献5

二级参考文献33

  • 1陆必应,梁甸农.大时带积线性调频信号源幅相误差分析与校正[J].现代雷达,2004,26(10):38-40. 被引量:5
  • 2白瑞林,江吕锋,王建.基于FPGA的模糊自整定PID控制器的研究[J].仪器仪表学报,2005,26(8):833-837. 被引量:23
  • 3高广坦,李明,龙伟军.宽带LFM信号距离像补偿技术研究[J].现代雷达,2005,27(11):51-53. 被引量:2
  • 4陈学红,陈宗骘.运动目标逆合成孔径雷达成象[J].电子科学学刊,1989,11(6):584-589. 被引量:1
  • 5Chen C C,IEEE Trans AE S,1980年,16卷,1期,2页
  • 6Liu Zheng-she, Li Jian. Implementation of the RELAX algorithm[J].IEEE Trans. on AES, 1998,34(2) :657 - 664.
  • 7Son, Jae, Sok. Range-doppler radar imaging and motion compensation [M]. Artech House Inc,2001.
  • 8Bi Z, Wu R, Li J, et al. Joint super-rsolution moving target feature extraction and stationary clutter suppression[J]. IEE Proc. of Radar,Sonar, Naving, 2000,147(1):23-29.
  • 921ic官方微博.赛灵思Vivado开启“AllProgrammable”新征程[EB/OL].http://www.21ic.com/wz/cRxDQwHFA/20120501/20120501.htm,2014-08-15.
  • 10Xilinx Inc. Accelerating OpenCV applications with zynq- 7000 all programmable SoC using Vivado HLS video li- braries[EB/OL], http://www, xilinx, com/support/doc- umentation/ application_notes/ xapp116 7. pdf,2014-08-15.

共引文献40

同被引文献11

引证文献1

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部