期刊文献+

芯片间时间触发通信综合规划方法及其优化 被引量:6

Integrated planning method and optimization for off-chip time-triggered communication
下载PDF
导出
摘要 随着片上系统(SoC)的处理能力逐渐接近传统的综合核心处理模块,航空电子系统向着微小型综合化的芯片间系统发展;时间触发交换式互连可以保证芯片间消息传递的严格时间确定性。考虑芯片间互连交换结构轻量化和收发端口有限的特点,在拓扑、路由和调度时刻等网络资源相互制约的条件下,提出了芯片间时间触发通信综合规划方法,即根据时间触发消息集合和芯片端口配置,同时求解得到芯片间网络拓扑结构、消息路由和调度时刻表的规划结果。其中,采用免疫算法整体优化了各条消息在网络资源分配过程中的求解次序。仿真实验表明,与不考虑整体优化的综合规划方法相比,优化后的规划结果在减少拓扑结构中多余路径开销的同时,避免消息传输路径拥堵,降低消息端到端延迟,保证了消息集的可调度性。 As the processing capacity of system-on-chip(SoC)is getting close to the traditional integrated core processing module,the avionics system is developing towards the miniature,integrated off-chip system.Time-triggered switched interconnection can guarantee the strictly time deterministic property of off-chip message transmission.Considering the off-chip interconnection characteristics of lightweight switch structure and limited port number on a chip,an integrated planning method for off-chip time-triggered communication was proposed under the condition of interaction among topology planning,routing and scheduling.Given timetriggered message sets and port configuration,the off-chip interconnection network topology,message routing and scheduling table were obtained at the same time.Then the message allocation order is optimized using immune algorithm to further improve the performance of the algorithm.The simulation results show that,compared with the integrated planning method without consideration of overall optimization,the optimized method reduced the congestion on message transmission paths,reduced the message end-to-end delay and increased the schedulability of message sets while generating the off-chip interconnection topology with low costs.
作者 汪晶晶 李峭 熊华钢 李二帅 WANG Jingjing;LI Qiao;XIONG Huagang;LI Ershuai(School of Electronics and Information Engineering,Beihang University,Beijing 100083,China)
出处 《北京航空航天大学学报》 EI CAS CSCD 北大核心 2020年第1期170-180,共11页 Journal of Beijing University of Aeronautics and Astronautics
基金 装备预研基金(61403120404) 中国民航大学天津市民用航空器适航与维修重点实验室开放基金(2017SW02) 载人航天预先研究项目(060301).
关键词 芯片间互连 时间触发通信 元启发式算法 免疫算法 拓扑规划 路由 调度 off-chip interconnection time-triggered communication meta-heuristic algorithm immune algorithm topology planning routing scheduling
  • 相关文献

参考文献5

二级参考文献26

  • 1Lauer M,Mullins J, Yeddes M, et al. Cost optimization strategy for iterative integration of multi-critical functions in IMA and TTEthernet architecture[ C ]//Proceedings of IEEE 37th Annual Computer Software and Applications Conference Workshops ( COMPSACW). Piscataway, NJ : IEEE Press ,2013 : 139-144.
  • 2Zhang L C,Goswami D, Schneider R, et al. Task-and network- level schedule co-synthesis of Ethernet-based time-triggered sys- tems[ C]//Proceedings of the 19th Asia and South Pacific De- sign Automation Conference, ASP-DIC. Piscataway, N J: IEEE Press,2014 : 119-124.
  • 3Steiner W, Bauer G, Hall B, et al. Time-triggered communication [ M]. Boca Raron:CRC Press Inc,2011:88-89.
  • 4Kang M,Park K, Jeong M-K. Frame packing for minimizing the bandwidth consumption of flex ray static segment [ J ]. IEEE Transaction on Vehicular Technology,2013,60 ( 9 ) :4001 4008.
  • 5Sagstetter F, Lukasiewycz M, Chakraborty S, et al. Schedule inte- gration for time-triggered systems [ C ]//Proceedings of the 18th Asia and South Pacific Design Automation Conference, ASP- DIC. Piscataway, NJ: IEEE Press ,2013:53-58.
  • 6Noguero A, Calvo I, Almelda L, et al. A model for system resources in flexible time-triggered middleware architectures [ C]//Proceedings of 16th International Conference on Infor- mation and Communications Technologies, EUNICE. Berlin: Springer,2012,7479 LNCS :215-226.
  • 7Steiner W. An evaluation of SMT-based schedule synthesis for time-triggered multi-hop networks [ C ] //Proceedings of 31st IEEE Real-Time Systems Symposium. Piscataway, NJ: IEEE Press,2010:375-384.
  • 8Steiner W, Dutertre B. SMT based formal verification of a TTEthernet synchronization function in formal methods for in- dustrial critical systems [ C ]//Proceedings of 15th International Workshop on Formal Methods for Industrial Critical Systems, FMICS. Berlin : Springer,2010,6371 LNCS : 148-163.
  • 9Huang J, Blech J O, Raabe A, et al. Static scheduling of a time- triggered network-on-chip based on SMT solving[ C ]// Proceed- ings of Design, Automation & Test in Europe Conference & Exhibition, DATE. Piscataway, NJ : IEEE Press, 2012 : 509-514.
  • 10Craciunas S S,Oliver R S, et al. SMT-based task-and network- level static schedule generation for tlme-triggered networked systems [ C ] //Proceedings of the 22nd International Conference on Real-Time Networks and Systems. New York:Association for Computing Machinery ,2014:45-54.

共引文献84

同被引文献38

引证文献6

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部