2Desbiens D. Trends in power semiconductor packaging. Proceedings of the 6th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, 2005 : 6.
3Huang C Y. Simulation prediction of electrothermal behaviors of ESD N/PMOS devices. Solid-State Electron, 2005,49 : 1925.
4Eveloy V,Hwang Y C,Pecht M G. The effect of electrostatic discharge on electrical overstress susceptibility in a gallium arsenide MESFET-based device. IEEE Trans Device Mater Reliab, 2007, 7:200.
5Kuzm J, Pogany D, Gornik E. Electrical overstress in AIGaN/GaN HEMTs: study of degradation processes. Solid-State Electron, 2004,48 : 271.
6Chang J, Wang L, Dirk J. Finite element modeling predicts the effects of voids on thermal shock reliability and thermal resistance of power device. Welding Journal, 2006,85 (3) : 63.
7Ishiko M, Usui M, Ohuchi T, et al. Design concept for wire-bonding reliability optimization by optimizing position in power devices. Microelectronics Journal, 2006,37 : 263.
8Irving S, Liu Y,Almagro E I V, et al. An effective method for improving IC package die failure during assembly punch processing. Proceedings of the 6th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in MicroElectronics and Micro-Systems, 2005 : 227.
9Xue Ming,Frankie L. A quantitative study of die crack in leaded IC package. Electronics Packaging Technology Conference,2006 : 733.
10Shen C C,Kefner A R Jr,Berning D W,et al. Failure dynamics of the IGBT during turn-off for unclamped inductive loading conditions. IEEE Transactions on Industry Applications, 2000,30 (2): 04.
