期刊文献+

内电介质层沉积中的等离子体损伤对栅氧完整性的影响研究

Investigation on effect of plasma damage for gate oxide integrity during internal dielectric layer deposition
下载PDF
导出
摘要 随着半导体器件工艺尺寸不断缩小,栅氧化层的厚度已接近极限,实际生产中栅氧完整性(gate oxide integrity,GOI)问题越来越凸现.本文主要研究由于内电介质层(internal dielectric layer,ILD)沉积中的等离子体损伤导致栅氧化层工艺失效问题.采用不同沉积方式对ILD沉积,发现高密度等离子体(high density plasma,HDP)化学气相沉积过程中具有较重的等离子体,会降低器件的栅氧可靠性.HDP沉积过程中采用循环沉积-刻蚀-沉积来实现对所有填充结构轮廓的调整,实验结果发现降低沉积-刻蚀循环次数可以有效改善对栅氧等离子体损伤,但其填充效果会降低.采用高深宽比沉积工艺(high aspect ratio process,HARP)对栅氧等离子体损伤较小.由于受ILD轮廓问题影响,纯HARP填充工艺效果不佳.本文针对特殊的填充结构提出采用HDP与HARP结合的方式同时解决栅氧等离子体损伤及填充效果不佳的问题. As the shrinking of semiconductor devices size,the thickness of gate oxide layer is approaching its limit.The gate oxide integrity(GOI)problem in actual production is becoming more and more serious.The gate oxide process failure caused by plasma damage during internal dielectric layer(ILD)deposition was mainly studied in this paper.Different deposition methods were used to deposit the IDL.It was found that there was heavier plasma during the high density plasma(HDP)chemical vapor deposition,which could affect,even reduce the gate oxide reliability of the device.The depositions-etchings-depositions cycle was used to adjust the profile of whole gap filling structures in HDP deposition.The experimental results showed that the reducing of depositions-etchings cycle number could effectively improve gate oxide plasma damage,but its gap filling effect would be reduced.HARP with high aspect ratio process had less damage plasma to the gate oxide than that of HDP.Due to the influence of the IDL profile,the pure HARP deposition method had poor gap filling ability.This paper presented a method that HDP combined with HARP could balance the problem of gate oxide plasma damage and poor gap filling effect for the special filling structure.
作者 刘强 LIU Qiang(Shanghai Huali Microelectronics Corporation,Shanghai 201203,China)
出处 《中国科技论文在线精品论文》 2020年第4期465-472,共8页 Highlights of Sciencepaper Online
关键词 半导体技术 栅氧完整性 内电介质层 等离子体损伤 栅氧击穿 semiconductor technology gate oxide integrity internal dielectric layer plasma damage gate oxide breakdown
  • 相关文献

参考文献4

二级参考文献13

  • 1KUO W, CHIEN W T, KIM T. Reliability, yield, and stress burn-in a unified approach for microelectronics systems manufacturing and software development [ M ]. Boston, USA : Kluwar Science, 1998 : 160-161.
  • 2CHIEN W T K, ZHAO A. Fast WLRC applications in foundry fabrication [ C ] // Proc of Int Reliability Physics Symp. San Jose, USA, 2005 : 676-677.
  • 3SCHUEGRAF K F, HU C. Hole injection oxide breakdown model for very low voltage life extrapolation [ C ] //Proc of Int Reliability Physics Symp. Atlanta, GA, USA, 1993 : 7-12.
  • 4MCPHERSON J W, BAGLEE D A. Acceleration factors for thin gate oxide stressing [ C ] // Proc of Int Reliability Physics Symp. Orlando, FL, USA, 198511-5.
  • 5WU E Y, SUNE J. Power law voltage acceleration: a key element for ultra-thin gate oxide reliability[ J ]. Microelectronic Reliability, 2005; 45 : 1809-1834.
  • 6STATHIS J H. Percolation models for gate oxide breakdown [J]. JAP, 1998,86:904-911.
  • 7SUN E J. New physics-based analytic approach to the thin oxide breakdown statistics [ J ] . EDL, IEEE, 2001,22: 296- 298.
  • 8冯文修,陈蒲生,黄世平.超薄SiO_2膜电子隧穿及低场传输电流的温度关系[J].Journal of Semiconductors,1998,19(10):777-783. 被引量:4
  • 9张国强,郭旗,余学锋,任迪远,严荣良.含F栅介质的击穿特性研究[J].Journal of Semiconductors,1998,19(10):784-787. 被引量:2
  • 10张国强,陆妩,余学锋,郭旗,任迪远,严荣良.含N薄栅介质的电离辐照及退火特性[J].Journal of Semiconductors,1999,20(5):437-440. 被引量:9

共引文献20

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部