期刊文献+

SoC芯片验证技术的研究 被引量:9

A Study on SoC’s Verification Techniques
下载PDF
导出
摘要 近几年来,SoC技术已经得到了迅速的发展,随之而来的是SoC设计的验证也变得更加复杂,花费的时间和人力成倍增加。一个SoC芯片的验证可能会用到多种验证技术,常用的SoC的验证技术包括SoC的模拟仿真技术、静态时序分析技术、SoC的FPGA验证技术、SoC的形式验证技术以及SoC的软硬件协同验证技术等。本文讨论了这几种验证技术的特点以及在SoC设计中的作用。 SoC technology has been improved currently. However, verification in SoC design has become much more complicated. The verification of a SoC combines many kinds verification techniques. The verification techniques for SoC include simulation technique of SoC, static timing analyze of SoC, FPGA verification technique of SoC, formal verification technique of SoC, SW/HW coverification technique of SoC and etc. Several types of verification are discussed in the paper.
机构地区 江南大学
出处 《微计算机信息》 北大核心 2007年第23期132-133,154,共3页 Control & Automation
基金 电子元器件可靠性物理及其应用技术国防技术重点实验室基金资助(编号不公开)
关键词 SOC 验证 STA 协同验证 SoC, Verification, STA, Coverification
  • 相关文献

参考文献5

  • 1[1]Jan M.Rabaey,DigitaI Integrated Circuits:Adesign Perspective,p.638-p.640(1999).
  • 2[2]Michael Keating,Pierre Bricaud,Reuse Methodology Manul for System-on-a-chip Designs,p.191-p.211(2004).
  • 3[3]T.-Y.Lee,P.-A.Hsiung,and S.-J.Chela.DESC:"A hardwaresoftware codesign methodology for distributed embedded systems.IEICE Transactions on Information and Systems," E84-D(3):326.339,March 2001.
  • 4[4]IL-Gu LEE,Seung-Beom LEE and Sin-Chong PARK,"Effecfive co-vefification of IEEE 802.1la MAC/PHY combining emulation and simulation technology,"ANSS'05
  • 5[5]Hana Choekler,Orna Kupfemmn,Moshe Y.Vardi,"Coverage Metrics for Formal Verification"[J],CHARME 2003 pp111-125

同被引文献56

引证文献9

二级引证文献29

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部