期刊文献+

平台式FPGA中可重构存储器模块的设计 被引量:2

Design of a Reconfigurable Memory in Platform FPGA
下载PDF
导出
摘要 可重构静态存储器(SRAM)模块是场可编程门阵列(FPGA)的重要组成部分,它必须尽量满足用户不同的需要,所以要有良好的可重构性能。本文设计了一款深亚微米工艺下的16-kb的高速,低功耗双端口可重构SRAM。它可以重构成16Kx1,8Kx2,4Kx4,2Kx8,1Kx16和512x32六种不同的工作模式。基于不同的配置选择,此SRAM可以配置为双端口SRAM,单端口SRAM,ROM,FIFO,大的查找表或移位寄存器,本文完整介绍了该SRAM的设计方法,重点介绍了一种新颖的存储单元电路结构:三端口存储单元,以及用于实现可重构功能的电路的设计方法。 The reconfigurable RAM block is a very important component of FPGA. To meet users’ many different application demands, the RAM block must provide good reconfigurable ability. A 16- Kb reconfigurable SRAM with high speed and low power assumption has been designed in this paper. Each block RAM supports multiple configurations or aspect ratios. It can be configured to six memory organizations, 16kx1, 8kx2, 4kx4, 2kx8, 1kx16, and 512x32. Using various configuration options, the RAM block creates dual port RAM, ...
出处 《微计算机信息》 北大核心 2008年第2期191-193,共3页 Control & Automation
关键词 静态存储器 可重构 三端口存储单元 列选择器 灵敏放大器 SRAM reconfigurable Tri-port memory cell column mux sense amplifier
  • 相关文献

参考文献7

  • 1[1]Wang-Cherng Chow,Shu-Hsien Chang."High performance sense amplifier circuit for low power SRAM applications",Circuits and Systems,2004.
  • 2[2]Chun-Lung Hsu,Mean-Hom Ho."High-speed sense amplifier for SRAM applications",The 2004 IEEE Asia-Pacific Conference on Circuits and Systems,December 6-9,2004.
  • 3[3]Ken Martin,"Digital Integrated Circuit Design",Oxford University Press,Inc.,2001.551~621
  • 4[4]Ashok K.Sharma,"Advanced Semiconductor memories:Architectures,Designs,and Applications",John Wiley & Sons,Inc.,2003.
  • 5[5]Behzard Razavi,"Design of Analog CMOS Integrated Circuits",McGraw-Hill companies,Inc,2001.
  • 6[6]James S.Caravella,"A Low Voltage SRAM For Embedded Applications",IEEE Journal of Solid-State Circuits,Vol.32,No.3,March 1997.
  • 7[7]James S.Caravella,"A 0.9V,4K SRAM for Embeded Applications",IEEE 1996 Custom Integrated Circuits Conference.

同被引文献11

  • 1刘岩,侯朝焕.一种静态可控功耗的数据Cache设计[J].微电子学与计算机,2004,21(11):135-137. 被引量:4
  • 2Xilinx Spartan-3 Data Sheet.
  • 3Wihon, S.J.E. Implementing logic in FPGA memory arrays: heterogeneous memory architectures. Field- Programmable Technology, 2002.
  • 4Lawal. Embedded FPGA memory requirements for real-time video processing applications. NORCHIP Conference, 2005.
  • 5Shobha Singh. Architecture and Design of a High Performance SRAM for SOC Design. Proceedings of the 15th International Con- ference on VLSI Design.
  • 6Seung-Ho Song. Design of 256-Kb Low-Power Embedded SRAM. Electron Devices and Solid-State Circuits, 2007.
  • 7Ken Mai, Ron Ho, Elad Alon, et al. Architecture and Circuit Techniques for a 1.1-GHz 16-kb Reconfigurable Memory in 0.18- μm CMOS [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40(1).
  • 8Hue-Sung Kim, Arun K. Somani, Akhilesh Tyagi. A Reconfigurable Multifunction Computing Cache Architecture [J]. IEEE Trans. Very Large Scale Integration (VLSI) system, Vol.9, no.4, pp. 509-523, Aug. 2001.
  • 9ADSP-BF535 Blackfin Processor Hardware Reference [Z]. Analog Devices, Inc,2004.
  • 10Jan M.Rabaey Digital Integrated Circuits:a Design Perspective[M].北京:清华大学出版社,1998.

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部