摘要
本文通过对电路布局的多电压代价进行分析,提出把电路按照不同的路径长度成组分离为不同的区域时,易于采用多电压实现,且采用多电压实现的代价最小。并以剩余数系统为例进行仿真说明,在体系结构层得到具有不同时序约束的子模块,在电路层根据不同的路径长度分成两种不同的供电电压,达到降低功耗的目的。在实际应用中可以根据具体设计决定优化方案。
This paper analyze the multi-voltage cost of circuit placement, and present that only if the design can be partitioned to different domain according to different path length, the multi-voltage cost of placement is minimum and the design is easy to implement via multi-voltage. This paper takes the residue number system as example, result in sub-module with different timing constraint at the architecture level. And use dual voltage at the circuit to different part with different path length to reduce power. I...
出处
《微计算机信息》
北大核心
2008年第4期229-231,共3页
Control & Automation
基金
北京市科技计划重大项目"交互式有线数字电视信道传输核心技术开发"
关键词
低功耗
多电压
滤波器
时序约束
low-power
multi-voltage
filter
timing constraint