期刊文献+

一种具有极低THD值的差分运放的设计 被引量:1

Analyzing and Designing of a Differential Amplifier with Low THD Value
下载PDF
导出
摘要 为了减小运算放大器由于自身及外界原因存在失调导致输出波形的THD值较大的状况,文中首先介绍了全差分运算放大器的基本架构,并在此基础上采用一种新颖的选通输入方式及简单的共模反馈电路设计了一款高增益,低THD值的全差分运放.经计算且在TSMC0.6μmBCD工艺上,用Cadence、Hspice等EDA软件对设计电路进行仿真,各项指标均符合设计要求,输出波形的THD值仅为0.385%.目前该电路已成功应用在一款D类音频功率放大芯片中. In order to reduce the THD value caused by the amplifier and the environment,based on the principle of the fully differential amplifier,by utilizing a new kind of methods on the input stage and a kind of simple CMFB circuit,a novel high gain and low THD value amplifier is designed.According to the calculation and simulation using Cadence、Hspice and etc,the results are satisfied all the requirements that we have designed and the THD of the output waveform is only 0.385%.Now this new circuit has applied in a ...
出处 《电子器件》 CAS 2007年第5期1804-1807,共4页 Chinese Journal of Electron Devices
基金 国家自然科学基金资助(60172004) 国家教育部博士点基金资助(20010701003) 西安应用材料创新基金资助(XA-AM-200504)
关键词 全差分运算放大器 THD值 折叠式共源共栅 选通输入 共模反馈 fully differential amplifiers THD folded-cascode selected input common-mode feedback
  • 相关文献

参考文献7

二级参考文献17

  • 1高涛,黄云川.高性能运算放大器的设计[J].电子质量,2004(12):58-59. 被引量:1
  • 2毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:交通大学出版社,2003..
  • 3Phan A T,Kim C W,Jung M S,et al.A novel 1.5V DC off-set cancellation CMOS down conversion mixer. IEEE International Symposium on Circuits and Systems,2005,4:3704
  • 4Holenstein C,Stonick J T. Adaptive dual-loop algorithm for cancellation of time-varying offsets in direct conversion mixers. IEEE Radio and Wireless Conference,2000:215
  • 5Yoshida H,Tsurumi H,Suzuki Y. DC offset canceller in a direct conversion receiver for QPSK signal reception. The Ninth IEEE International Symposium on Personal, Indoor and Mobile Radio Communication, 1998,3 : 1314
  • 6Enz C C,Temes G C. Circuit techniques for reducing the effects of op-amp imperfection, auto-zeroing, correlated double sampling and chopper stabilization. Proceeding of the IEEE, 1996,84(11):1584
  • 7Razavi B. Design of analog CMOS integrated circuits. Boston:McGraw-Hill Higher Education, 2001:463
  • 8Gary P R,Hurst P J,Lewis S H,et al. Analysis and design of analog integrated circuits. New York, John Wiley & Sons,Inc, 1998:231
  • 9Thomas Burger and Qiuting Huang. A 100db, 48MHz OTA in 0.7um CMOS for Sampled-Data Applications. Custom Integrated Circuits Conference, IEEE 1996.
  • 10KLAAS BULT and GOVERT J. G. M. GEELEN. A FastSettling CMOS Op Amp for SC Circuits with 90-db DC Gain. IEEE Journal of Solid-State Circuits, December 1990,25(6).

共引文献24

同被引文献4

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部