期刊文献+

双轨异步环路收发器设计

Design of Selftimed Asynchronous Ring with Dual-Rail
下载PDF
导出
摘要 设计实现了一种新型多点连接的GALS异步互连接口.该接口采用旁路式结构,避免了现有的馈通式结构接口由于时钟频繁启停造成的时间利用率和能量利用率低下的缺陷.该接口的数据传输采用四相双轨握手协议,简化了握手过程,进一步提高了速度.在TSMC0.25μm的工艺下,该接口的最高传输频率可以达到603.7MHz.该接口适用于对数据传输速度要求较高的SOC设计. An asynchronous interface of GALS for multi-points connections is realized.Bypass structure is adopted to avoid the disadvantages of feedthrough structure:low rate in time and energy using.The interface transfers the data with dual-rail protocol for predigesting the handshake and increasing the rate.Based on TSMC 0.25 μm technology,the highest transferring rate of the interface can reach 603.7 MHz.This interface is applicable to the SOC design that requires high transferring rate.
出处 《电子器件》 CAS 2007年第5期1902-1904,共3页 Chinese Journal of Electron Devices
基金 国家自然科学基金资助项目(90407016 60676009)
关键词 全局异步局部同步 旁路 自定时 双轨 GALS bypass selftimed dual-rail ring
  • 相关文献

参考文献4

  • 1[1]Hemani A,Meincke T.Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style[C]//IEEE.Design Automation Conference.New Orleans:IEEE,1999.873-878.
  • 2[2]Amde M,Felicijan T.Asynchronous On-Chip Networks[J].Computers and Digital Techniques IEE Proceedings,2005,152(2):273-283.
  • 3[3]Villiger T,K(a)slin H.Self-timed Ring for Globally-Asynchronous Locally-Synchronous Systems[C]//IEEE.Proceeding of the Ninth International Symposium on Asynchronous Circuits an ng-gun.Implementation of Asynchronous Reorder Buffer for Asynchronous On-Chip Bus.d Systems.New York:IEEE,2003.141-150.
  • 4[4]Simon Moor,George Taylor,Robert Mullins.Point to Point GALS Interconnect[C]//IEEE.Asynchronous Circuits and Systems,2002,Proceedings Eighth International Symposium.New York:IEEE,April 2002.69-75.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部