期刊文献+

GHz波段跳频锁相环关键技术研究

下载PDF
导出
摘要 介绍了一种除低通滤波器片外单片集成锁相环(Phase-LockedLoop,PLL)频率综合器设计。整个设计对压控振荡器、双模预分频器(Dual-ModulusPrescaler,DMP)与电荷泵(ChargePump,CP)等锁相环关键模块分别作了优化与改进,提高了各项设计性能。压控振荡器(VoltageControlledOscillator,VCO)输出最高频率为1.25GHz时相位噪声为-118.43dBc/Hz@1MHz,VCO调谐范围为250MHz。双模预分频器实现了高精度低抖动低功耗设计,双模预分频器分频输出118.3MHz时,峰峰抖动小于20ps而功耗仅3.2mA。
出处 《中国集成电路》 2006年第6期20-23,43,共5页 China lntegrated Circuit
  • 相关文献

参考文献7

  • 1[1]Wei-Zen Chen,Member,IEEE,Jia-Xian Chang,Ying-Jen Hong.etc,A 2-V 2.3/4.6-GHz Dual-Band Frequency Synthesizer in 0.35-?m digital CMOS Process,IEEE Journal of Solid-State Circuits,Vol.39.No.1,Jan.2004:234
  • 2[2]Tsung-Hsien Lin and William J.Kaiser,Senior Member,IEEE,A 900-MHz 2.5-mA CMOS Frequency Synthesizer with an Automatic SC Tuning Loop,IEEE Journal of Solid-State Circuits,Vol.36.No.3,Mar.2001:424
  • 3[3]Xu Yong,Wang Zhigong,Qiu Yinghua.etc,Design of Down Scalers in Mixed-Signal GHz Frequency Synthesizer,Chinese Journal of Semiconductors,Sep.2005,Vol.26(9):
  • 4[4]Xu Yong,Wang Zhigong,Li Zhiqun.etc,Implementation of Novel High-speed Lower-jitter Lower-power-dissipation Dual-Modulus-Prescaler and the Applications in PLL Frequency Synthesizer,Chinese Journal of Semiconductors,Jan.2005,Vol.26(1):176
  • 5[5]Niknejad A M,Meyer R G.Analysis,design,and optimization of spiral inductors and transformers for Si RF IC's.IEEE Journal of Solid-State Circuits,1998,33(10):1470
  • 6[6]Chih-Ming Huang etc,Fully Integrated 5.35 GHz CMOS VCOs and Prescalers.IEEE Trans.Microwave Theory and Techniques,Jan 2001,49(1):17
  • 7[7]A Fast Switching PLL Frequency Synthesizer With an On-Chip Passive Discrete-Time Loop Filter in 0.25?m CMOS,IEEE Journal of Solid-State Circuits,Jun 2003,38(6):855

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部