期刊文献+

IC高层自动测试矢量生成算法

High-level ATPG algorithm for IC
下载PDF
导出
摘要 针对目前已有的高层电路模型普遍没有很好的同时体现描述的可控性和可观性,本文从时序电路RTL行为描述抽象出一种CRG电路模型。并在此模型上直接对其进行测试生成或可测试性分析等计算机辅助测试。试验表明,该模型和算法是有效的。 For the high-level circuit models proposed up to now, the controllability and the observability can not behave to band together very well. This paper proposes a circuit model, which is obtained from sequential circuits’RTL behavioral description. CAT is carried out based on it, ex. effective ATPG or testability analysis. Experimental results demonstrate the effectiveness of this model and the algorithm.
出处 《中国集成电路》 2006年第11期61-65,共5页 China lntegrated Circuit
关键词 电路模型 寄存器传输级 行为描述 硬件描述语言 自动测试图形生成 circuit model register transfer level behavioral description hardware discription language automatic test pattern generation
  • 相关文献

参考文献7

  • 1鲁巍,吕涛,杨修涛,李晓维.针对可观测性语句覆盖准则的RTL激励生成[J].计算机研究与发展,2005,42(12):2169-2175. 被引量:2
  • 2尹志刚,闵应骅,李晓维,李华伟.A Novel RTL Behavioral Description Based ATPG Method[J].Journal of Computer Science & Technology,2003,18(3):308-317. 被引量:8
  • 3[5]X.J.Ma.Code coverage analysis for behavioral Verilog models[D],Illinois:University of Illinois,Urbana Champaign,2000
  • 4[6]S.Devadas,A.Ohosh,K.Keutzer.An observability-based code coverage metric for functional simulation[J].In:Proc.Int'1 Conf.Computer Aided Design.Los Alamitos,CA:IEEE Computer Society Press,1996,418-425.
  • 5[7]Farzan Fallah,Pranav Ashar,Srinivas Devadas.Simulation vector generation from HDL descriptions for observability-enhanced statement coverage[J].In Proc.Design Automation Conf.,Los Alamitos,CA:IEEE Computer Society Press,1999,666-671.
  • 6[8]F.Corno,M.S.Reorda,G.Squillero.High-level observability for effective high-level ATPG[J].In:Proc.IEEE VLSI Test Symposium.Los Alamitos,CA:IEEE Computer Society Press,2000,411-416.
  • 7[9]F.Fallah,S.Devadas,K.Keutzer.OCCOM □ Efficient computation of observability-based code coverage metrics forfunctional verification[J].IEEE Trans.Computer-Aided Design of Integrated Circuits and Systems,2001,20(8):1003-1015

二级参考文献19

  • 1Min Y, Su S Y H. Testing functional faults in VLSI. In Proc. ACM/IEEE 19th Design Automation Conf., Las Vegas, NA, USA, June, 1982, pp.384-392.
  • 2Corno F, Reorda M Sonza, Squillero G. High-level observability for effective high-level ATPG. In Proc. 18th IEEE VLSI Test Symposium (VTSPO00), Montreal,Canada, May, 2000, pp.411-416.
  • 3Corno F, Reorda M Sonza, Squillero G. RTL ITC99 benchmarks and first ATPG result. IEEE Design & Test of Computers, July-August 2000, pp.44-53.
  • 4Corno F, Prinetto P, Rebaudengo M et al. GATTO: A genetic algorithm for automatic test pattern generation for large synchronous circuits. IEEE Trans. Computer-Aided Design, August, 1996, 15(8): 943-951.
  • 5Chiusano S, Corno F, Prinetto P. A test pattern generation algorithm exploiting behavioral information. In Proc. IEEE Asian Test Symposium (ATS'98), Singapore, December, 1998, pp.480-485.
  • 6Tupuri R S, Krishnamachaxy A, Abraham J A. Test generation for gigahertz processors using an automatic functional constraint extractor. In Proc. ACM/IEEE Design Automation Conference (DAC'99), 1999, New Orleans, Louisiana, pp.647--652.
  • 7Chen C H, Noh T H. VHDL behavioral ATPG and fault simulation of digital systems. IEEE Trans. Aerospace and Electronic System, April, 1998, 34(2): 428-447.
  • 8Indradeep Ghosh, Masahiro Fujita. Automatic test pattern generation for functional register-transfer level circuits using assignment decision diagrams. IEEE Trans.Computer-Aided Design of Integrated Circuits and Systems, Maxch, 2001, 20(3): 402-415.
  • 9X.J. Ma. Code coverage analysis for behavioral Verilog models:[Master dissertation], Illinois: University of Illinois, UrbanaChampaign, 2000.
  • 10Serdar Tasiran, Kurt Keutzer. Coverage metrics for functional validation of hardware designs. IEEE Design and Test of Computers, 2001, 18(4): 36-45.

共引文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部