1[1]Yan J,Geiger L.A negative conductance voltage gain enhancement technique for low voltage high speed CMOS op amp design.Proc 43rd IEEE Midwest Symposium on Circuits and Systems,2000:502
2[2]Gerfers F,Hack C,Ortmanns M,et al.A 1.2V,200μW railto-rail op amp with 90dB THD using replica gain enhancement.Proc 28th the European Solid-Stage Circuits Conference,2002:175
3[3]Johns D,Martin K.Analog integrated circuit design.Canada:John Wiley & Son Inc,1997
4[4]Schlogl F,Zimmermann H.OPAMP with 106dB DC gain in120nm digital CMOS.IEEE International SOC Conference,2003:121
