期刊文献+

协同形式验证环境Co-Formal的建立与应用

Setup and Applications of the Co-Formal Verification Environment Co-Formal
下载PDF
导出
摘要 形式验证存在状态爆炸的问题,特别是软硬件的协同验证难以解决.为此研究了片上系统的协同形式验证问题,给出了一种高效的协同形式验证环境Co-Formal,用于从行为级到具体实现级的软硬件协同形式验证.以一个实际的硬件系统验证了该环境的可用性. Formal verification has attracted great interests in recent years. But the real world system is too complex to be verified directly by symbolic model checking because of state explosion. Another difficulty in validation of system on chip (SoC) is how to coverify of HW/SW. This paper is focused on the coformal verification for SoC. It presented an effective formal coverification environment CoFormal. In this environment, we can coverify a system at behavior level and implementation level. A real circuit system was verified to illustrate the usage of this environment.
作者 王彬 林争辉
出处 《上海交通大学学报》 EI CAS CSCD 北大核心 2003年第z1期143-146,151,共5页 Journal of Shanghai Jiaotong University
基金 美国国家科学基金(5978EastAsiaandPacificProgram-9602485) 教育部博士点基金资助项目
关键词 协同形式验证环境 模型检查 片上系统 formal co-verification environment model checking system on chip(SoC)
  • 相关文献

参考文献3

  • 1[1]Kurshan R, Levin V, Minea M, et al. Verifying hardware in its software context[A]. IEEE/ACM International Conference on Computer-Aided Design[C]. Washington DC: IEEE Computer Society,1997. 742-749.
  • 2[3]Balakrishna S, Tahar S. A hierarchical approach to the formal verification of embedded systems using MDGs[A]. Ann Arbor Proc IEEE 9th Great Lakes Symposium on VLSI (GLS-VLSI'99) [C]. Michigan:[s.n.], 1999. 284-287.
  • 3[4]Peled D. Combining partial order reductions with onthe-fly model-checking[J]. Formal Methods in System Design, 1996, 8:39-64.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部