期刊文献+

面向数据流嵌入式系统的并发设计方法

A Concurrent Design Approach for Data Flow Dominated Embedded Systems
下载PDF
导出
摘要 嵌入式系统复杂度的不断提高和设计周期的不断缩短,需要更快速、有效的设计方法。基于动态数据流图模型技术和面向部件的实现结构,本文描述了一种适用于面向数据流领域嵌入式系统的并发设计方法,这种设计方法在保持一致性的前提下,将一个嵌入式系统的设计过程分解成一系列相互独立的设计项目,由此,使得设计工作可并发进行。此外,软硬件部件和数据通路实现代码框架的自动生成,不但能显著加速设计过程,而且确保了目标系统的可集成性。 The increased complexity and short life cycle of today's embedded systems increase the need of more aggressive methodology capable of designing systems quicker and more easily. In this paper with the help of Dynamic Data Flow modeling technique and a component-oriented implementation architecture, a concurrent design approach for data flow dominated embedded system is presented. The approach decomposes the design process of an embedded system into a lot of separate design items with the consistency being maintained. The generation of implementation code framework for hardware/software components and implementation code for different types of data paths not only accelerates the design process, but also provides a guarantee for the integrity of the target system.
出处 《计算机集成制造系统-CIMS》 EI CSCD 北大核心 2003年第z1期70-74,共5页
基金 国家自然科学基金资助项目(69873010) 教育部高等学校骨干教师资助计划资助。~~
关键词 嵌入式系统 软硬件协同设计 动态数据流图 embedded system hardware/software co-design dynamic data flow graph
  • 相关文献

参考文献7

  • 1[1]MALLEY J H M. RASSP:changing the paradigm of electronic -system design[J]. IEEE Design & Test of Computers,Fall, 1996,13(3) :23-31.
  • 2[2]Overview of the ptolemy project,technical memorandum UCB/ERL M01/11 [EB/OL]. http://ptolemy. eecs. berkeley. edu,2001-03-06.
  • 3[3]FONG C. Discrete-time dataflow models for visual simulation in ptolemy II[R]. Berkeley: Master's Report, Electronics Research Laboratory, University of California,2001.
  • 4[4]SLOMKA F,et al. HW/SW codesign and rapid prototyping of embedded systems[J]. IEEE Design & Test of Computers,Special Issue on Design Tools for Embedded Systems, 2000(4/6): 28-38.
  • 5[5]RALF N. Hardware/software co-design for data flow dominated embedded systems[M]. Boston: Kluwer Academic Publishers, 1998.
  • 6[8]BHATTACHARYYA S S, LEE E A. Scheduling synchronous dataflow graphs for efficient looping[J]. Journal of VLSI Signal Processing, 1993, 6(3): 271-288.
  • 7[9]PARKS T M. Bounded scheduling of processing networks[D]. U. C. Berkeley: Technical Report UCB/ERL- 95 - 105(Ph. D. Dissertation), EECS Dep. , 1995.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部