期刊文献+

正交输出、双调谐、高性能4.488GHz环形振荡器设计 被引量:1

Quadrature Output,Dual Tuning,High FOM 4.488GHz Ring Oscillator
原文传递
导出
摘要 设计了一个4级延迟单元的环形振荡器,通过采用2条辅助通路结构,实现了振荡器的双调谐功能和高的FOM(figure of merit)值.设计采用Jazz 0.18μm CMOS工艺,在1.6 V电源电压下的电流消耗为18.98mA.后仿真结果显示,VCO输出中心频率和增益分别为4.488 GHz和147 MHz/V,频率粗调谐范围为1.42GHz.频偏1 MHz处的相位噪声为-104.3 dBc/Hz.在频偏1 MHz和5 MHz处FOM值分别为169.1和173.39. A four-stage voltage-controlled oscillator is designed.With two auxiliary feed-forward loops, the designed VCO achieves dual tuning function and high FOM.Jazz 0.18 μm CMOS technology is implemented.The current of the VCO is 18.98 mA under a supply voltage of 1.6 V.Post simulation results show that the coarse tuning range covers 1.42 GHz with center frequency 4.488 GHz while the gain is only 147 MHz/V.The Phase noise of the VCO is-104.3 dBc/Hz at 1 MHz offset.The corresponding FOM at 1 MHz offset and 5 MHz o...
出处 《复旦学报(自然科学版)》 CAS CSCD 北大核心 2008年第6期743-748,754,共7页 Journal of Fudan University:Natural Science
基金 国家"十一五"国防预研资助项目(51308020403) 上海市科委集成电路设计专项资助项目(08706200700)
关键词 环形振荡器 双调谐 辅助前馈通路 ring VCO dual tuning auxiliary feed-forward loops
  • 相关文献

参考文献15

  • 1[1]Geisler R,Liobe J,Margala M.Process and temperature calibration of PLLs with BiST capabilities[EB/OL].(2007-06-25)[2007-08-01].http:∥ieeexplore.ieee.org/iel5/4252534/4252535/04253525.pdf.
  • 2[2]Herzel F,Fischer G,Gustat H.An integrated CMOS RF synthesizer for 802.11a wireless LAN[J].IEEE JSSC,2003,38(10):1767-1770.
  • 3[3]Zargari M,Su D K A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems[J].IEEE JSSC,2002,37(12):1688-1694.
  • 4[4]Lin T H,Lai Y J.An agile VCO frequency calibration technique for a 10-GHz CMOS PLL[J].IEEE JSSC,2007,42(1):340-349.
  • 5[5]Lin T H,Kaiser W J.A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop[J].IEEE JSSC,2001,36(2):424-431.
  • 6[6]Lo C W,Luong H C.A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications[J].IEEE JSSC,2002,37(5):459-470.
  • 7[7]Tan A,Wei G Y.Adaptive-bandwidth mixing PLL/DLL based multi-phase clock generator for optimal jitter performance[EB/OL].(2007-02-26)[2007-08-02].http:∥ieeexplore.ieee.org/iel5/4114893/4114894/04115062.pdf.
  • 8[8]Eken Y A,Uyemura J P.A 5.9-GHz voltage-controlled ring oscillator in 0.18-μm CMOS[J].IEEE JSSC,2004,39(1):230-233.
  • 9[9]Hajimiri A,Limotyrakis S,Lee T.Jitter and phase noise in ring oscillator[J].IEEE JSSC,1999,34(6):790-804.
  • 10[10]Lee T.CMOS射频集成电路设计[M].二版.余志平,周润德,等译.北京:电子工业出版社,2005.

同被引文献9

  • 1毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003:337-338.
  • 2LIU H Q,WANG L G,SIEK L T,et al.A Low-noise multi-GHz CMOS multiloop ring oscillator with coarse and fine frequency tuning[J].IEEE Transactions on VLSI Systems,2009,17 (4):571-577.
  • 3YALCIN A E,JOHN P U.A 5.9GHz voltage controlled ring oscillator in 0.18μm CMOS[J].IEEE JSSC,2004,39(1):230-233.
  • 4SANG-YEOP L,SHUHEI A,NOBORU I,et al.Low phase noise wide frequency range diferential ring-VCO with non-integral subharmonic locking in 0.18μm CMOS[C]//IEEE Proceedings of the 40th Microwave Conference.Paris,France.2010:1611-1614.
  • 5CHAN H P,BEOMSUP K A Low-noise,900MHz VCO in 0.6μm CMOS[J].IEEE JSSC,1999,34(5):586-591.
  • 6HAJIMIRI A,LIMOTYRAKIS S,LEE T.Jitter and phase noise in ring oscillator[J].IEEE JSSC,1999,34 (6):790-804.
  • 7ASAD A A.Phase noise and jitter in CMOS ring oscillators[J].IEEE JSSC,2006,41 (8) 1803-1816.
  • 8梁仲凯,罗胜钦.基于电感峰值技术的环形压控振荡器设计[J].电子测量技术,2010,33(5):4-6. 被引量:3
  • 9何芝兰,段吉海.7~11 GHz CMOS环形压控振荡器的设计[J].微电子学,2011,41(5):664-667. 被引量:3

引证文献1

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部