期刊文献+

基于调用链分析的低功耗编译优化 被引量:6

Call chain analysis for low power compile optimization
下载PDF
导出
摘要 现有的许多研究提出用各种编译器导向的方法来静态或动态地管理SPM(Scratch-Pad Memory)内容,以取得对SPM部件的最佳利用,其关键问题是如何最大化地重复访问SPM中的内容。针对此问题,通过分析程序调用序列,构造低功耗编译优化,使无调用链关联函数的局部变量共享全局存储单元,以降低程序运行时对内存的需求,并提高相应存储单元的利用率。该优化编译可以与现有编译器导向的数据SPM管理策略相结合,提高现有方法的性能和功耗效果。 Many compiler-directed Scratch-Pad-Memory(SPM) management methods using both static and dynamic approaches have been proposed to obtain optimized utilization of SPM components.Important issues in those methods are determining the SPM layouts under limited size and maximizing the reuse of data in SPM.To address these issues,a compiler optimization pass for the data SPM based on call chain analysis was developed.It makes some non-call related functions share storage space for their local variables,which reduc...
出处 《吉林大学学报(工学版)》 EI CAS CSCD 北大核心 2009年第1期143-147,共5页 Journal of Jilin University:Engineering and Technology Edition
基金 国家自然科学基金项目(60673165) 国家发改委高新技术产业化软件专项项目(发改高技[2004]2040)
关键词 计算机软件 低功耗 编译优化 SPM管理 调用链分析 computer software low power compile optimization scratch-pad memory(SPM) management call chain analysis
  • 相关文献

参考文献1

二级参考文献35

  • 1V Tiwari,S Malik,and A Wolfe.Power analysis of embedded software:a first step towards software power minimization[J].IEEE Transactions on VLSI Systems,1994,2(4):437-445.
  • 2H Yun,J Kim.Power aware modulo scheduling for high performance VLIW processors[A].Proceedings of the 2001 International Symposium on Low Power Electronics and Design[C].Huntington Beach,US:2001.40-45.
  • 3M Lorenz,et al.Low-energy DSP code generation using a genetic algorithm[A].Proceedings of the IEEE International Conference on Computer Design 2001[C].Austin,US:2001.431-437.
  • 4W Liao,L He.Power modeling and reduction for VLIW processors.L Benini.Compilers and Operating Systems for Low Power[C].Kluwer Academic Publishers,2003.155-171.
  • 5M Kandemir,et al.Influence of compiler optimizations on system power[A].Proceedings of the 37th Design Automation Conference[C].Los Angeles,USA:2000.304-307.
  • 6H Mehta,et al.Techniques for low energy software[A].Proceedings of the 1997 International Symposium on Low Power Electronics and Design[C].Monterey,US:1997.72-75.
  • 7C H Gebotys,Low energy memory and register allocation using network flow[A].Proceedings of the 34th Annual Conference on Design Automation[C].Anaheim,US:1997.435-440.
  • 8Y Zhang,X Hu,D Z Chen.Efficient global register allocation for minimizing energy consumption[J].SIGPLAN Notices,2002,37(4):42-53.
  • 9H Tomiyama,et al.Instruction scheduling for power reduction in processor-based system design[A].Proceedings of the Conference on Design,Automation and Test in Europe 98[C].Paris,France,1998.855-860.
  • 10M Kandemir,et al.Toward an energy-aware iteration space tiling[A].Workshop on Language,Compilers,Tools of Embedded System[C].Vancouver,BC:2000.

共引文献10

同被引文献94

引证文献6

二级引证文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部