期刊文献+

一种新的基于NoC的死锁检测算法

A Novel NoC-Based Deadlock Detection Algorithm
下载PDF
导出
摘要 为了适应实时片上系统SoC设计和片上网络NoC服务质量保证的可预测性需求,确保NoC高质量服务于实时系统,提出了一种新的基于NoC的死锁检测算法和它的硬件实现.该算法用简单布尔表示请求、授权,且无活动,从而使其硬件实现更容易,操作更快,并证明了该算法的正确性及其硬件实现的运行时间复杂性为O(min(m,n)),这里的m为资源数目,n是进程数. To help meet the predictability requirements of real-time System-on-Chip(SoC)design and Network-on-Chip(NoC)quality-of-service(QoS)guarantee,ensuring NoC high quality service to real-time system,this article presents a novel parallel deadlock detection algorithm and its hardware implementation.This algorithm uses simple Boolean representations of request,grant,and no activity so that the hardware implementation of this algorithm becomes easier and operates faster.We prove the correctness and its hardware im...
出处 《微电子学与计算机》 CSCD 北大核心 2009年第3期30-33,共4页 Microelectronics & Computer
关键词 死锁 检测 算法 进程 片上系统 片上网络 deadlock detection algorithms process SoC NoC
  • 相关文献

参考文献3

二级参考文献51

  • 1Jerraya A A,Tenhunen H,Wolf W.Introduction:muhiprocessor systems-on-chips[J].IEEE Computer,2005,38(7):36-40
  • 2Benini L,Micheli G D.Networks on chips:a new SoC paradigm[J].IEEE Computers,2002,35(1):70-78
  • 3Kohhr E,Morris R Chen B,et al.The click modular router[J].ACM Transactions on Computer Systems,2000,18(3):263-297
  • 4Chen B,Morris R.Flexible control of parallelism in a mulfiprocessor PC router[C].Proceedings of the 2001 USENIX.Annual Technical Conference (USENIX'01).CA:USENIX Association,2001:333-346
  • 5shah N,Plishker W.NP-cllck:a productive software devdopment approach for network precessors[J].IEEE Micro,2004,24(5):45-54
  • 6Kulkami C,Brebner G,Schefle G.Mapping a domain specific language to a platform FPGA[C].Proceedings of the Design Automation Conference,CA:ACM Press,2004:924-927
  • 7Sauer C,Gries M,Sonntag S.Modular domain-specific implementation and exploration framework for embedded software platforms[C].Proceedings of the Design Automation Conference,CA:ACM Press,2005:254-259
  • 8PG Paulin,Pilkington C.StepNP:a system-levd exploration platform for network processors[J].IEEE Design & Test of Computers,2002,19(6):17-26
  • 9PG Paulin,eilkington C.Pamlhl programming models for a muhipmcessor SoC platform applied to networking and multimedia[J].IEEE Transactions on VLSI System,2006,14(7):667-680
  • 10Culler D E, Singh J P, Gupta A.并行计算机体系结构[M].北京:机械工业出版社,2003:25-26

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部