4Lee T H, Bulzacchelli J F. A 155 MHz clock recovery delay-and phase-locked loop[J]. IEEE Journal on Solid-state Circuits, 1992,27(12): 780-787.
5Larsson P. A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability[J]. IEEE Journal on Solidstate Circuits, 1999,34(12) : 1 951-1 960.
6Johns D A, Essig D. Integrated circuits for data transmission over twisted-pair channels [J]. IEEE Journal on Solid-state Circuits, 1997,32 (3) : 780-787.
7Mueller K H, Muller M. Timing recovery in digital synchronous data receivers [J]. IEEE Trans Commun, 1976,24 (5) : 516-531.
8Huss S, Mullen M, Gray C T, et al, A DSP based 10BaseT/100BaseTX ethernet transceiver in a 1.8 V, 0.18μm CMOS technology[C]. IEEE Custom Integrated Circuits Conference, 2001 : 135-138.
9Shu K, Sinencio E S. CMOS PLL Synthesizers[M]. Springer Science, 2005 : 81-84.
