期刊文献+

基于测试码并行的同步时序电路故障模拟方法 被引量:1

Parallel Test Pattern Based Fault Simulation Method for Synchionous Sequential Circuit
原文传递
导出
摘要 将组合电路故障模拟的一些加速技术推广到时序电路故障模拟中,提出并实现了一个功能块级的基于测试码并行的同步时序电路故障模拟方法,对部分ISCAS89Benchmark电路的模拟结果表明,该故障模拟方法有较好的性能. Appling some speed-up techniques in fault simulation of combinational circuits to se- quential circuits, the paper presents and implement a parallel test pattern based fault simulation method for synchronous sequential circuit, experimental results on some circuits of ISCAS89 Be- nchmark reveal that the fault simulation method has good performance.
出处 《装甲兵工程学院学报》 2001年第3期85-90,共6页 Journal of Academy of Armored Force Engineering
关键词 故障模拟 测试码并行 单故障传播 反向追踪 无扇出区域 fault simulation test pattern parallelism single fault propagation reverse trace fan out-free region
  • 相关文献

参考文献6

  • 1[1]Thomas M, Niermann, Wu-Tung Cheng, Janak H. Patel, PROOFS: A fast memiry-efficient sequential circuit fault simulator. IEEE Trans. on Computer-Aided Design, 1992,11 (2): 198~207.
  • 2[2]Gouders N, Kaibel R, PARIS: a parllel pattern fault simulator for synchronous sequential circuit. IEEE Int Confon CAD. Nov, 1991,542~545.
  • 3[3]Menon P R, Levendel Y, Abrarnovici M. SCRIPT: a critical path tracing algorithm for synchronous sequential circuits. IEEE Trans on Computer-Aided Design, 1991, CAD-10 (6): 738~747.
  • 4[4]Abramovici M, Menon P R, Mill D T. Critical path tracing: an alternative to fault simulation. IEEE Design and tedt if computers, feb. 1984,83~93.
  • 5[5]Waicukauski J A, Eichelberger E B, Forlenza D O, et al. Fault simulation for structured VLSI Syst. 1985,20~32.
  • 6[6]Antreich K, Sohulz M. Accelerated fault simulation and fault gtading in combinational circuits. IEEE Trand.on Computer-Aided Design, 1987, CAD-6,704~712.

同被引文献2

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部