期刊文献+

AN EFFICIENT IMPLEMENTATION ARCHITECTURE FOR WIDE-BAND DIGITAL DOWNCONVERSION

AN EFFICIENT IMPLEMENTATION ARCHITECTURE FOR WIDE-BAND DIGITAL DOWNCONVERSION
下载PDF
导出
摘要 The wide-band digital receiving systems require digital downconversion(DDC) with high data rate and short tuning time in order to intercept the narrow-band signals within broad tuning bandwidth. But these requirements can not be met by the commercial DDC. In this paper an efficient implementation architecture is presented. It combines the flexibility of DFT tuning with the efficiency of the polyphase filter bank decomposition. By first decimating the data prior to filtering and mixing, this architecture gives a better solution to the mismatch between the lower hardware speed and high data rate. The computer simulations show the feasibility of this processing architecture. The wide-band digital receiving systems require digital downconversion(DDC) with high data rate and short tuning time in order to intercept the narrow-band signals within broad tuning bandwidth. But these requirements can not be met by the commercial DDC. In this paper an efficient implementation architecture is presented. It combines the flexibility of DFT tuning with the efficiency of the polyphase filter bank decomposition. By first decimating the data prior to filtering and mixing, this architecture gives a better solution to the mismatch between the lower hardware speed and high data rate. The computer simulations show the feasibility of this processing architecture.
出处 《Journal of Electronics(China)》 2001年第1期38-45,共8页 电子科学学刊(英文版)
关键词 DIGITAL DOWNCONVERSION WIDE-BAND DIGITAL receiving POLYPHASE FILTER Digital downconversion Wide-band digital receiving Polyphase filter
  • 相关文献

参考文献1

  • 1J. Fudge,M. Legako,C. Sehreiner.An approach to efficient wideband digital downconversion,Proc[].ICSPATToronto Canada.1998

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部