2Ahn H T, Allstot D J. A low-jitter 1.9V CMOS PLL for Ultra SPARC microprocessor applications[J]. IEEE Journal of Solid-State Circuits, 35(3): 450-454.
3Akamine Y, Kawabe M. Delta-sigma PLL transmit- ter with a loop-bandwidth calibration system[J]. IEEE Journal of Solid-State Circuits, 43(2): 497-506.
4Sarma S, Agrawal V K, Udupa S. Software-based resolver-to-digital conversion using a DSP[J]. IEEE Transactions on Industrial Electronics, 2008, 55(1): 371-379.
5Emura T, Wang L. A high-resolution interpolator for incremental encoders based on the quadrature PLL method[J]. IEEE Transactions on Industrial Electronics, 2000, 47(1): 84-90.
6Wu J, Chen S, Li G. An improved closed-loop stability related measure for finite-precision digital controller realizations[J]. IEEE Transactions on Automatic Control, 2001, 46:1162-1166.
7Yao C Kuang, Yu TYing. Design of a sensorless commutation IC for BLDC motors[J]. IEEE Transac- tions on Power Electronics, 2003, 18:1365-1375.
8Liang J Shih, Yueh C Meng, Yi J Jin. Design and implementation of an FPGA-based control IC for AC-voltage regulation[J]. IEEE Transactions on Power Electronics, 1999, 14: 522-532.
9Naouar M W, Naassani A A, Monmasson E. FPGA-based predictive current controller for synchronous machine speed drive[J]. IEEE Transactions on Power Electronics, 2008, 23:2115-2126.
10Mori T, Kokame H. a note on the stability of delta-operator induced systems[J]. IEEE Transactions on Automatic Control, 2000, 45(10): 1885-1886.
