期刊文献+

基于FPGA的RAID6硬件加速器的实现

Design and Implementation of RAID6 Hardware Accelerator Based on FPGA
下载PDF
导出
摘要 设计了基于FPGA的RAID6磁盘阵列的硬件加速器,将占用大量CPU周期的RAID6校验算法,用FPGA硬件实现并设计了软件与加速器的交互接口,将CPU从繁重的计算任务中解放出来,系统的处理速度和响应速度得到很大提升。 In this paper, a hardware accelerator based on FPGA for RAID6 parity generation is introduced,software parity calculation is replaced by hardware means and interface is designed to enable intercommunication between RAID firmware and the accelerator. All this releases the CPU from intensive calculations, processing and responding speed of the system are greatly improved.
作者 董春 施亮
出处 《微型电脑应用》 2011年第1期5-6,15+4,共4页 Microcomputer Applications
关键词 RAID6FPGA 伽罗瓦域 里德-所罗门编码 RAID6 FPGA Galois Field Reed-Solomn Codec
  • 相关文献

参考文献5

  • 1Michael Gilroy,James Irvine."RAID 6 HardwareAcceleration"[].Field Programmable Logic andApplicationsFPL’’’’’’’’International Conference on.2006
  • 2James S.Plank."A Tutorial on Reed-Solomon Coding forFault-Tolerance in RAID-like Systems"[].Technical ReportCS--Department of Computer Science Universityof Tennessee.
  • 3.Intel 80333 IO Processor Developer’’’’sManual[]..2005
  • 4Matt DiPaolo.Hardware Accelerator for RAID6 Parity Generation/Data Recovery Controller with ECC and MIG DDR2 Controller. http://www.xilinx.com/support/documentation/application_notes/xapp865.pdf .
  • 5H. Peter Anvin.The mathematics of RAID-6. http://www.kernel.org/pub/linux/kernel/people/hpa/raid6.pdf . 2008

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部