期刊文献+

一种基于混合模式时钟管理器的时钟频率动态重置改进算法

An improved algorithm for clock frequency dynamic reconfiguration based on mixed-mode clock manager
下载PDF
导出
摘要 针对现有混合模式时钟管理器(Mixed-Mode Clock Manager,MMCM)动态重置算法占用大量ROM空间、与用户交互性不强的问题,提出一种MMCM动态重置改进型算法(IDRA).MMCM有7个输出端,可为不同电路模块提供时钟信号,直接输入MMCM输出端口序号和频率值即可改变相应端口的输出时钟频率.动态重置端口(Dynamic reconfiguration port,DRP)与加强型MMCM原型连接,采用状态机来驱动DRP,顺序实现读取输出端口寄存器地址、选择改变输出时钟频率或相移、读取分频值、使能端口寄存器读写等功能.最后,给出0号输出端口时钟频率由100MHz降为50MHz的仿真波形,此频率可变范围为4.69~700MHz. An improved MMCM dynamic reconfiguration algorithm(IDRA) is proposed to solve problems of taking up a lot of ROM and weak interaction with users of the existing algorithm.MMCM has seven outputs which provide clock signals for different circuit modules.It can change the output clock frequency of corresponding port by directly entering the port number and frequency data.IDRA is composed by DRP connecting to an advanced MMCM primi-tive,and DRP is driven by a state machine.It reads addresses of output registers,selects to change frequency or phase shift,reads divisor and enables reading and writing functions of port registers.Conversion range of MMCM outputs clock frequency is from 4.69 MHz to 700 MHz.The simulation of clock frequency changed from 100 MHz to 50 MHz of No.0 out put port is showed.
出处 《浙江大学学报(理学版)》 CAS CSCD 2012年第6期643-647,共5页 Journal of Zhejiang University(Science Edition)
关键词 混合模式时钟管理器 时钟频率 动态重置端口 状态机 mixed-mode clock manager clock frequency DRP state machine
  • 相关文献

参考文献10

  • 1封彦彪,刘兴春.基于Xilinx FPGA的时钟管理设计与实现[J].电子测量技术,2010,33(10):52-55. 被引量:14
  • 2郭金鹏,张惠峥.FPGA内的多时钟管理与设计[J].无线电通信技术,2006,32(6):35-38. 被引量:3
  • 3Xilinx Inc. 7 series FPGAs clocking resources[M].San Jose:Xilinx Ine,2011.
  • 4Xilinx Inc. Virtex-6 FPGA clocking resources[M].San Jose:Xilinx Inc,2011.
  • 5Xilinx Inc. Mixed-mode clock manager (MMCM)module[M].San Jose:Xilinx Inc,2009.
  • 6LYSAGHT P,BLODGET B,MASON J. Enhanced architecttures,design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs[A].Madrid:FPL,2006.1-6.
  • 7SEDCOLE P,BLODGET B,BECKER T. Modular dynamic reconfiguration in Virtex FPGAs[A].UK:IET,2006.157-164.
  • 8Intel Corporation. Enhanced Intel SpeedStep Technology for the Intel Pentium M Processor[M].Santaclara:Intel Corporation,2004.
  • 9KARL K,CARL R. MMCM dynamic reconfigure-tion[R].San Jose:Xilinx Inc,2009.
  • 10陈英梅,席亮亮.基于FPGA的多种分频设计与实现[J].电子元器件应用,2007,9(6):47-48. 被引量:9

二级参考文献12

共引文献22

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部