期刊文献+

DTMB标准中LDPC译码器的优化设计与实现 被引量:1

Optimized Design and Implement of LDPC Decoder in DTMB
下载PDF
导出
摘要 介绍了一种适用于中国数字电视国标(DTMB)系统的低密度奇偶校验码(LDPC)译码器的新结构。该结构利用分块译码的方法复用相同的资源以达到提高资源利用效率的目的,实验结果表明该结构译码器相比于传统的半并行译码器在资源利用效率上有较大的提高。同时,该结构也可应用于其他LDPC码的译码器上,尤其对码长较长的LDPC码有较好的表现。 In this paper,we introduce a new structure LDPC decoder for DTMB.A reuse method based on check matrix splitting is proposed to increase the resource efficiency of this decoder.Simulation results demonstrate that the new structure decoder has higher resource utilization efficiency than usual partial parallel decoder.In addition,the new structure can also be applied to other LDPC decoder,especially to LDPC codes with long code words.
出处 《电视技术》 北大核心 2009年第S2期20-24,共5页 Video Engineering
基金 教育部新世纪优秀人才支持计划 国家"863"项目(2007AA01Z2B6)
  • 相关文献

参考文献9

  • 1牛迪民,王军,林之初.地面数字电视广播传输标准中FEC码的分析[J].电视技术,2006,30(10):50-52. 被引量:2
  • 2杨知行,林之初,王军,潘长勇.准循环LDPC码的半并行译码器设计[J].电视技术,2006,30(2):24-26. 被引量:8
  • 3Prabhakar A,Narayanan K.A memory efficient serial LDPC decoder architecture. Proc.ICASSP2005 . 2005
  • 4Gallager R. G.Low-density Parity-Check Codes. IRE Transactions on Information Theory . 1962
  • 5D. Mackay."Gallager Codes That are Better Than Turbo Codes,". Proc. 36th Allerton Conf. Commun. Control, and Computing . 1998
  • 6Mackay DJC,Neal RM.Near Shannon limit performance of low density parity check codes. Electronics Letters . 1996
  • 7Blanksby A J,Howland C J.A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder. IEEE Journal of Solid State Circuits . 2002
  • 8Fossorier MPC,Mihaljevic M,Imai H.Reduced complexity iterative decoding of low-density parity check codes based on belief propagation. IEEE Transactions on Communications . 1999
  • 9J H Chen,M P C Fossorier.Density evolution for two improved BP-based decoding algorithms of LDPC codes. IEEE Communications Letters . 2002

二级参考文献10

  • 1胡文娣,李水平,黄焱.应用于新一代卫星数字电视的LDPC码浅析[J].电视技术,2004,28(12):30-32. 被引量:7
  • 2GALLAGER R G.Low Density Parity Check Codes[M].Cambridge:MIT Press,1963.
  • 3MacKay D J C,Neal R M.Near Shannon limit performance of low density parity check codes[J].Electronics Letters,1997,32(18):1645-1646.
  • 4ZHANG Tong.Efficient VLSI Architectures for Error-Correcting Coding[D].Minneapolis:University of Minnesota,2002.
  • 5MARJAN K.Semi-parallel architectures for real-time ldpc coding[D].Houston:Rice University,2004.
  • 6王新梅 肖国镇.纠错码-原理与方法[M].西安:西安电子科技大学出版社,2001..
  • 7GALLAGER R G.Low Density Parity Check Codes[D].Combridge:Dept of Engineering of Electronics and Electrical,Massachusetts Institute of Technology,1963.
  • 8MACKAY D J C.Good error correcting codes based on very sparse matrices[J].IEEE Trans.Inform.Theory,1999,45(2):399-431.
  • 9RICHARDSON T J,SHOKROLLAHI A,URBANKE R.Design of capacity-approaching low-density parity-check codes[J].IEEE Trans.Inform.Theory[s.n.],2001,47(2):619-637.
  • 10DVB Project Office.Facts about DVB-T[M].Geneva,Switzerland:[s.n.],1998.

共引文献8

同被引文献2

引证文献1

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部