期刊文献+

A Low-cost and High Efficiency Architecture of AES Crypto-engine

A Low-cost and High Efficiency Architecture of AES Crypto-engine
下载PDF
导出
摘要 The growing market of WPAN has led to an increasingdemand of security measures and devices forprotecting the user data transmitted over the openchannels.Advanced Encryption Standards(AES)isthe basic security approach for WPAN.To meet thelow cost,low power feature and high security demandof WPAN,a low cost,high efficient AES coreis proposed in this paper.To achieve low cost,methods of integration and resource sharing are usedin designing a very low-complexity architecture,especially in(inverse)byte substitution(inv)SubBytes)modules and(inverse)mix column(inv)MixColumn)modules,etc.Further more,AESEncryptor and Decryptor is integrated into a fullfunctional crypto-engine.This very low-cost andhigh efficiency AES core of IEEE 802.15.4-2006 isdesigned and emulated on Xilinx FPGA.Simulationresults show that this kind of design can be used inresource critical applications,such as smart card,PDA and mobile phones. The growing market of WPAN has led to an increasing demand of security measures and devices for protecting the user data transmitted over the open channels. Advanced Encryption Standards (AES) is the basic security approach for WPAN. To meet the low cost, low power feature and hi-h security demand of WPAN, a low cost, high efficient AES core is proposed in this paper. To achieve low cost, methods of interation and resource sharing are used in designing a very low-complexity architecture, especially in (inverse) byte substitution ((inv) SubBytes) modules and (inverse) mix column ((inv) MixColumn) modules, etc. Further more, AES Encryptor and Decryptor is integrated into a full functional crypto-engine. This very low-cost and high efficiency AES core of IEEE 802.15.4-2006 is designed and emulated on Xilinx FPGA. Simulation results show that this kind of design can be used in resource critical applications, such as smart card, PDA and mobile phones.
机构地区 Vinno Technologies Inc
出处 《China Communications》 SCIE CSCD 2008年第2期8-15,共8页 中国通信(英文版)
关键词 AES S-BOX Sub-Byte WPAN AES S-box Sub-Byte WPAN
  • 相关文献

参考文献10

  • 1Hsin-Chung Wan,Chih-Hsiu,Lin An-Yeu Wu.“Design and implementation of cost-efficient AES cryptographic engine,”. http://www. eng.ntu.edu.tw/eng/chinese/bulletin/n88/n88-6. pdf .
  • 2Namin Yu,Howard M. Heys."Investigation of compact hardware implementation of the Advanced Encryption Standard,". .
  • 3V. Rijmen.“Efficient implementation of the Rijndael S-box”. http://www.iaik. tugraz.at/research/krypto/AES/old/~rijmen/rijndael/sbox.pdf .
  • 4Tsung-Fu Lin,Chih-Pin Su,Chih-Tsun Huang,Cheng-Wen Wu."A High-Throughput Low-Cost AES Cipher Chip". Proc. 3rd IEEE Asia-Pacific Conf . 2002
  • 5Chih-Chung Lu,Shau-Yin Tseng."Integrated Design of AES (Advanced Encryption Standard) Encryptor and Decryptor,". Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors .
  • 6Song J. Park.“Analysis of AES hardware implementations,”. http://islab. oregonstate.edu/koc/ece679/project/2003/park. pdf .
  • 7J. Dijmen,V. Rijmen.“AES Proposal: Rijndael,”. NIST AES Proposal . 1998
  • 8KIM M S,KIM J,CHOI Y.Low power circuit architecture of AES crypto module for wireless sensor network. Proceed-ings of world Academy of Science,Engineering and Technology . 2005
  • 9Satoh,A.,Morioka,S.,Takano,K.,Munetoh,S.A compact Rijndael hardware architecture with S-Box optimization. Lecture Notes in Computer Science . 2001
  • 10Advanced Encryption Standard(AES).Federal Information Processing Standards Publication197. . 2001

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部