期刊文献+

孔、线共镀铜工艺研究与优化

Research and optimization of through holes and fine lines with simultaneous electroplating
下载PDF
导出
摘要 应用孔线共镀铜工艺,制作了板厚1.5 mm、孔径200 m的导通孔及线宽、线距均为50 m的精细线路。用正交试验法的L16(45)正交表安排CuSO4、H2SO4、添加剂a、b的浓度四因素进行电镀试验,选取导通孔的深镀能力、精细线路的结合力和镀层的光亮性作为实验指标。通过对三个指标的综合分析,试验得到了最佳的电镀药液配方:CuSO4、H2SO4浓度分别为45 g/L及220 g/L,添加剂a和添加剂b的浓度为0.6 ml/L及20 ml/L。 Through holes with thickness at 1.5 mm and diameter at 200 μm, the hole and ifne lines with width and pitch both at 50 μm were manufactured through simultaneous electroplating. In the study L16(45)orthogonal arrangement was used to take the orthogonal experiment and four factors included, concentrations of CuSO4, H2SO4, additive a and b, respectively. Meanwhile, the throwing power of through holes, the binding force of ifne lines and the brightness of plating were chosen as experimental indexes. After comprehensive consideration of the three experimental indexes, the optimum prescription of the electroplating liquid were obtained:the concentrations of CuSO4, H2SO4, additive a and b are 45 g/L, 220 g/L, 0.6 ml/L and 20 ml/L, respectively.
出处 《印制电路信息》 2013年第S1期110-115,共6页 Printed Circuit Information
基金 广东省科技厅产学研结合项目(项目编号:2012A090300007)
关键词 孔线共镀 优化试验法 导通孔 精细线路 电镀铜 Simultaneous Electroplating Orthogonal Experiment Through Holes Fine Lines Electrocoppering
  • 相关文献

参考文献4

二级参考文献23

  • 1王秀文,姜洪艳,刘志鹃,王增林.高锰酸钾溶液粗化环氧树脂板的研究[J].电镀与精饰,2006,28(6):9-13. 被引量:6
  • 2刘德林,成立,韩庆福,李俊,徐志春,张慧.高密度互连技术及HDI板用材料的研究进展[J].半导体技术,2007,32(8):645-649. 被引量:5
  • 3Joseph Fjelstad, Flexible Circuit Technology[M]. BR Publishing, Inc, 2006.
  • 4Fuhan liu,Venky Sundaram.Ultra-Fine photoresisit image formation for next generation high-density PWB substrate.International microelectronics and packaging society.2000,NO3, p339-345.
  • 5Tadanori Shimoto, Koji Matsui, Katsumi Kikuchi. New high-density multilayer technology on PCB. IEEE Transactions on Advanced Packaging, 1999, vol.22, no. 2:116-122
  • 6Daisuke Kanaya, Shuji Maeda, Mitsuji Tagaki. Development of build-up multilayer board for flip chip attachment[N].松下電工技報,2000, no.71 : 15-18
  • 7Ken-ichi Shimizu, Katsuji Komatsu, Yasuo Tanaka. Controlled Surface Etching Process for Fine Line/Space Circuits. IPC Printed Circuits EXPO Mar 24-28, 2002: S07.3.1-S07.3.4
  • 8Ryoichi Watanabe, Hong Won Kim. New Circuit Formation Technology for High Density PWB. IPC Electronic Circuits World Convention, Printed Circuits Expo, Apex, and the Designers Summit(ECWC 10) vol.3, 2005,02,22-24:1394-1399
  • 9Ryoichi Watanabe. Samsung's Big Idea[J]. Circuitree, 2005, vol.18, 7:12-16
  • 10Kazutaka Kobayashi. Fabrication of Fine Line Patterns for Advanced Build-up Package. International Conference on Electronics Packaging, Apr 18-20, 2001: 393-398

共引文献17

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部