1Rashinkar P,Paterson P,Singh L. System - on - a - chip Verification, Methodology and Techniques [ M ]. Nether- lands: Kluwer Academic Publishers. 2001 : 153 - 158.
2M. Keafing, P. Bficaud. Reuse Methodology Manual forSystem - on - a - chip Design [M ]. Third Edition. 2002 : 239 - 241.