期刊文献+

智能遥控控制芯片低功耗设计

Low Power Design for Intelligent Remote Controller
下载PDF
导出
摘要 在前人低功耗设计研究基础上 ,实现了智能遥控控制芯片的低功耗设计 ,重点从系统结构级提出了减少功耗的一些方法 ,如低功耗模式、降低高频时钟的活动、减少存储器的功耗、减少信号跳变等。 After a brief discussion on the general techniques used, low power design of an intelligent remote controller was discussed in detail. It incorporates at architecture level with some low power design techniques, such as power-down mode,lowering the high frequency clock activity,the memory power and signal transition etc.
出处 《计算机应用研究》 CSCD 北大核心 2004年第6期193-195,197,共4页 Application Research of Computers
关键词 SOC 低功耗 门控时钟 存储器 串口 SOC Low Power Gating-clock Memory Serial Port
  • 相关文献

参考文献8

  • 1A Chandrakasan,T Sheng,R Brodersen.Low Power CMOS Digital Design[J].Journal of Solid State Circuits,1992,27(4):473-484.
  • 2Paul Landman.High-Level Power Estimation[C].International Symposium on Low Power Electronics and Design,Monterey CA,1996.29-35.
  • 3M Gowan,L Biro,D Jackson.Power Considerations in the Design of the Alpha 21264 Microprocessor[C].35th Design Automation Confe-rence,San Francisco,1998.726-731.
  • 4Jerry Frenkil.Beyond Clock Gating:RTL Techniques for Optimizing Power in SOC Design[EB/OL].http://www.sequencedesign.com/downloads/90300-368.pdf,December 1998.
  • 5R Y Chen,et al.Clock Power Issues in System-on-a-Chip Designs[C].Proceedings of the Annual IEEE CS Workshop on VLSI 1999.48-53.
  • 6J Y Chen,W B Jone.Segmented Bus Design for Low-Power Systems[J].IEEE Transactions on VLSI Systems,1999,7(1):25-29.
  • 7Luca Benini,Giovanni De Micheli.Power Optimization of Core-based Systems by Address Bus Encoding[J].IEEE Transactions on VLSI Systems,1998,6(4):554-562.
  • 8Hichem Belhadj,et al.Power-sensitive Design Techniques on FPGA Devices[C].Beijing:EDA&T-China 2001,2001.19-23.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部