期刊文献+

硅基片微型通孔加工技术 被引量:5

Fabrication Technology of Micro Through-hole on Silicon Wafer
下载PDF
导出
摘要 介绍了硅基片微型通孔的用途及在微机电系统发展中的重要性,从原理、过程、优缺点等方面详细叙述了激光打孔法、湿法刻蚀法、深度反应离子刻蚀法(DRIE)和光辅助电化学刻蚀法(PAECE)等四种硅基片微型通孔的加工方法,并对各种方法进行了比较,提出了各种方法的适用范围。 The functions and applications of micro through-hole on silicon wafer, as well as its importance in the development of MEMS, are introduced. The main four fabrication techniques, namely laser drilling, wet etching, DRIE (deep reactive ion etching) and PAECE (photo assisted electro-chemical etching), are described in detail from the several aspects of principle, process, advantages and disadvantages. After comparing the techniques, their applying fields are given.
出处 《微细加工技术》 2004年第2期60-65,共6页 Microfabrication Technology
基金 2003年中国科学技术大学青年基金资助项目(KB0910)
  • 相关文献

参考文献11

  • 1E M Chow, H T Soh, H C Lee, et al. Integration of through-wafer interconnects with a two-dimensional cantilever array[J]. Sensors and Actuators, 2000, (83):118-123.
  • 2末益龙夫.シリコン基板へ形成した高アスペクト比贯通配[J].フジクラ技报,2002,(4):53-57.
  • 3A Satoh. Interconnection of stacked layers by bumpless wiring in wafer-level three-dimenstional device[J]. IEICE Trans Electron, 2001, (VE84-C):1746-1755.
  • 4T R Anthony. The random walk of a drilling laser beam[J]. J Appl Phys, 1980, (51): 1170-1175.
  • 5Eugene M Chow, Venkataraman Chandrasekaran, Aaron Partridge, et al. Process compatible polysilicon-based electrical through-wafer interconnects in silicon substrates[J]. Journal of Microelecromechanical Systems, 2002, (11): 631-640.
  • 6Thomas R Anthony. Forming feedthroughs in laser-drilled holes in semiconductor wafer by double-sided sputtering[J]. IEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1982, (5): 171-180.
  • 7E M Chow, A Partridge, C F Quate, et al. Through-wafer electrical interconnects compatible with standard semiconductor processing[A].Solid-State Sensor Actuator Workshop 2000[C]. Clevelan (USA):Transducers Res Found,2000. 343-346.
  • 8J H Wu, J A del Alamo , K A Jenkins. A high aspect-ratio silicon substrate-via technology and applications: Through-wafer interconnects for power and ground and Faraday cages for SOC isolation[A]. Proc of the 2000 IEEE International Electron Devices Meeting[C]. San Francisco(USA): Institute of Electrical and Electronics Engineers Inc, 2000. 477-480.
  • 9Akinobu Satoh. Formation of through-holes on silicon wafer by optical excitation electropolishing method [J]. Jpn J Appl Phys, 2000, (39): 378-386.
  • 10Takashi Takizawa, Satoshi Yamanoto, Kazuhisa Itoi, et al. Conductive interconnections through thick silicon substrates for 3D packaging[A]. Proc of the 15th IEEE International Conference on Micro Electro Mechanical Systems[C]. Las Vegas(USA): Institute of Electrical and Electronics Engineers Inc, 2002. 388-391.

同被引文献39

引证文献5

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部