期刊文献+

Image processing algorithm acceleration using reconfigurable macro processor model 被引量:2

Image processing algorithm acceleration using reconfigurable macro processor model
下载PDF
导出
摘要 The concept and advantage of reconfigurable technology is introduced. A kind of processor architecture of re configurable macro processor (RMP) model based on FPGA array and DSP is put forward and has been implemented. Two image algorithms are developed: template-based automatic target recognition and zone labeling. One is estimating for motion direction in the infrared image background, another is line picking-up algorithm based on image zone labeling and phase grouping technique. It is a kind of 'hardware' function that can be called by the DSP in high-level algorithm. It is also a kind of hardware algorithm of the DSP. The results of experiments show the reconfigurable computing technology based on RMP is an ideal accelerating means to deal with the high-speed image processing tasks. High real time performance is obtained in our two applications on RMP. The concept and advantage of reconfigurable technology is introduced. A kind of processor architecture of re configurable macro processor (RMP) model based on FPGA array and DSP is put forward and has been implemented. Two image algorithms are developed: template-based automatic target recognition and zone labeling. One is estimating for motion direction in the infrared image background, another is line picking-up algorithm based on image zone labeling and phase grouping technique. It is a kind of 'hardware' function that can be called by the DSP in high-level algorithm. It is also a kind of hardware algorithm of the DSP. The results of experiments show the reconfigurable computing technology based on RMP is an ideal accelerating means to deal with the high-speed image processing tasks. High real time performance is obtained in our two applications on RMP.
出处 《Journal of Systems Engineering and Electronics》 SCIE EI CSCD 2004年第2期110-114,共5页 系统工程与电子技术(英文版)
关键词 real-time image processing reconfigurable computing technology reconfigurable macro processor model template matching image zone labeling. real-time image processing, reconfigurable computing technology, reconfigurable macro processor model, template matching, image zone labeling.
  • 相关文献

参考文献12

  • 1[1]Michael Cuviello, Dang Philip P, Chau Paul M. Reconfigurable Parallel Processor for Noise Suppression, Proceedings of SPIE: Image Perception and Performance, San Diego, 1999, 3663:333~341.
  • 2[2]Caimi Frank M, Schmals Marks S, Ritter Gerhard X.Mapping of Image Compression Transforms to Reconfigurable Processor: Simulation and Analysis. Proceedings of SPIE: Mathematics of Data/Image Coding, Compression and Encryption Ⅱ, SPIE, Denver, 1999, 3814:98~114.
  • 3[3]Knapp S. Using Programmable Logic to Accelerate DSP Functions. Xilinx Inc., 1998.
  • 4[4]DeHon A. Reconfigurable Architectures for General-Purpose Computing. Ph. D. Thesis, Massachusetts Institute of Technology, 1996.
  • 5[5]Eldredge J G, Hutchings B L. Run-Time Reconfiguration:A Method for Enhancing the Functional Density of SRAMbased FPGAs. Journal of VLSI Signal Processing, 1996,12: 67~ 86.
  • 6[6]Hutchings B L, Wirthlin M J. Implementation Approaches for Reconfigurable Logic Applications. Moore W, Luk W,Editors. Field-Programmable Logic and Applications.1995:419~428.
  • 7[7]Mangione-Smith B. Configurable Computing Solutions for Automatic Target Recognition. Arnold J, Pocek K L, Editors. Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, 1996, 3: 70~ 79.
  • 8[8]Hauser J R, Wawrzynek J. Garp: A Processor with a Reconfigurable Coprocessor. Arnold J M, Pocek K L, Editors. Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, 1997, 5:332~334.
  • 9[9]Xilinx. The Programmable Logic Data Book. Xilinx, San Jose, 2000.
  • 10[10]Camilleri N, Lockhard C. Improving XC4000 Design Performance. Xilinx XAPP 043, 1999.

同被引文献10

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部