期刊文献+

运动视觉处理SOC可测性设计与实现

Design and Implementation of DFT for a Moving Computer Vision SOC
下载PDF
导出
摘要 在设计运动视觉处理SOC时 ,本文中采用了基于IP的结构 ,虽然有设计方法先进、可复用等优点 ,但也使得SOC复杂性增加 ,也加大了系统芯片内部的数据通路完整性、IP和处理器等的测试难度。本文采用了基于IEEEP1 5 0 0的测试框架结构以及BIST方法对此SOC以及其中的IP进行可测性设计的方法 ,有效地改善了整个SOC的测试性能 ,提高了SOC的可靠性。 A Computer Vision SOC was designed with IP-based structure, and its test for data integrality and IP & processor core became much difficult. We introduced a DFT method that based on the IEEE 1500 and BIST structure in the SOC and IPs. This method improved its test performance as well as the reliability of the SOC. Also, the result of simulation showed that it is a good method to solve this kind of problem.
出处 《电子测量与仪器学报》 CSCD 2004年第2期20-24,共5页 Journal of Electronic Measurement and Instrumentation
基金 国家自然科学基金资助项目 ( 60 1 72 0 0 4)
  • 相关文献

参考文献6

  • 1IEEE Computer Society, ""IEEE Standard Test Access Port and Boundary-Scan Architecture"", 1990.
  • 2Saman Adham et al., ""Prelinminary Outline of the IEEE P1500 Scalable Architecture for Testing Embedded Cores,"" VLSI Testing Symposium, Pages 483-488, 1999.
  • 3Vermeulen, B. et al., ""Test and debug strategy of the PNX8525 Nexperia/sup TM/ digital video platform system chip,"" International Test Conference 2001, Page(s): 121 -130.
  • 4Paschalis, A.et al., ""An effective BIST architecture for fast multiplier cores,"" Design, Automation and Test in Europe Conference and Exhibition 1999 Page(s):117 -121
  • 5Wei-Cheng Lai, et al., ""Instruction-level DfT for testing processor and IP cores in system-on-a-chip,"" Design Automation Conference, 2001. Page(s): 59-64.
  • 6Camurati P, et al., ""Industrial BIST of Embedded RAMs"", IEEE Design&Test of Computers, 1995, (3), Page(s):85-94.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部