期刊文献+

高分辨率流水线A/D转换器采样电容优化研究 被引量:3

Optimization of Sampling Capacitors in High Resolution Pipelined A/D Converters
下载PDF
导出
摘要  讨论了流水线A/D转换器的工作原理,定量分析了开关电容增益块中最重要的两个热噪声源:采样开关和放大器的热噪声。以此为基础,提出了使功耗最小化的采样电容选择方法,以及在简单模型下的取值。在对A/D转换器进行功耗优化时,分析结果对选择采样电容和每级分辨率具有指导意义。 The operational principle of pipelined analog-to-digital converters is discussed.Quantitative analysis of noise voltage caused by two important thermal noise sources, sampling switch and amplifier, is presented.A method for power minimization is described, and parameter values for simple model are given.The results serve as useful guidelines for designers in choosing sampling capacitors and number of bit to minimize the ADC's power consumption.
出处 《微电子学》 CAS CSCD 北大核心 2004年第4期435-438,共4页 Microelectronics
关键词 A/D转换器 采样电容 分辨率 热噪声 流水线结构 Analog-to-digital converter Sampling capacitor Resolution Thermal noise
  • 相关文献

参考文献2

  • 1Gregorian R, Temes G C. Analog MOS integrated circuits for signal processing[M]. New York: Wiley,1986. 500-513.
  • 2Lewis S H. Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video rate applications [J]. IEEE Trans Circ Syst-II: Analog and Digital Signal Processing,1992; 39(8): 516-523.

同被引文献14

  • 1陈明明,李忠,郑华.基于CPLD的A/D自动采样接口[J].继电器,2004,32(16):44-46. 被引量:5
  • 2Renesas.瑞萨16位R8C/TINY系列MCU[J].世界电子元器件,2005(4):91-94. 被引量:4
  • 3骆冬根,黄鲁,胡新伟.一种模数转换器的采样保持/增益减法电路设计[J].微电子学与计算机,2005,22(10):54-57. 被引量:3
  • 4殷湛,郭立,杨吉庆.一种用于流水线ADC的高速电压比较器[J].微电子学与计算机,2006,23(2):182-184. 被引量:11
  • 5孙彤,李冬梅.逐次逼近A/D转换器综述[J].微电子学,2007,37(4):523-531. 被引量:18
  • 6Chien Yu - Tsun, Chen Dong, Lou Jea-Hong, et al. Designer-driven topology optimization for pipeline analog to digital converters [ C].Design, Automation and Test in Europe Conference and Exhibition. Taiwan: Technol, Res. Inst, , 2005, 1530.
  • 7Lewis S H. Optimizing the stage resolution in pipelined, multistage, analog - to - digital converter for video - rate applications[J]. IEEE Trans. Circuit and System II, 1992 (39) :516.
  • 8Yu Lin, Katyal V, Geiger R. kT/C constrained optimization of power in pipeline ADCs[ C].IEEE International Symposium on Circuits and Systems. USA: Iowa State University, 2005 : 1968 - 1971.
  • 9Reza Lotfi, Taherzadeh - Sani M, Azizi M Y. A low -power design methodology for high - resolution pipelined analog-to-digital converters[C].International Symposium on Low Power Eleetmnies and Design. Iran: IC- Design - Lab. University of Tehran, 2003 : 334 - 339.
  • 10王安 安文斗.一种高精度多通道模数(A/D)转换电路.电工理论与新技术,2004,.

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部