6Zoltan Szabo,Geza Kolumban. How to avoid false lock in SPLL frequency synthesizers [J]. IEEE Trans. On Instrumentation and Measurement,2003,52(3) : 927-931.
7Geza Kolumbdn, Bela Vizvdri. Nonlinear dynamics and chaotic behavior of the sampling phase-locked loop[J]. IEEE Trans. On Instrumentation and Measurement, 1994,41 (4):333-337.
8[1]Viterbi A J,Viterbi A M.Nonlinear estimation of PSK-modulated carrier phase with application to burst digital transmi -ssion[J].IEEE Trans.on Info.Theory,1983,29(7):543-551.
9[5]Best R E.Phase-Locked Loops Theory,Design and Application McGraw-HILL,1984
10[6]Briigel H,Driessen P F.Variable bandwidth DPLL bit synchronizer with rapid acquisition implemented as a finite state machine,IEEE Transactions on Communications,1994,42(9):2751～2759
