期刊文献+

嵌入式存储器的内建自测试和内建自修复 被引量:12

Survey on Built-in Self-test and Built-in Self-repair of Embedded Memories
下载PDF
导出
摘要 指出内建自测试是嵌入式存储器测试的一种有效方法 ,对该领域的研究情况进行了评述 .总结了存储器传统的故障模型 ,重点讨论了诱导故障分析方法以及读干扰故障、错误读等新的故障模型 .详细分析了嵌入式存储器的典型内建自测试方案 ,讨论了在内建自测试电路中增加内建冗余分析、内建故障诊断和内建自修复等功能的可行性 . Built-in self-test (BIST) is considered as an efficient approach for embedded memories testing.This paper gives a survey on the up-to-date development of research in this field.It begins with an overview of conventional fault models for memories so far.The inductive fault analysis approach and some new fault models such as read disturb fault and incorrect read fault are discussed.The typical BIST schemes for embedded memories are analyzed.The feasibility of adding built-in redundancy analysis,built-in self-diagnosis and built-in self-repair into BIST circuits is analyzed.
出处 《同济大学学报(自然科学版)》 EI CAS CSCD 北大核心 2004年第8期1050-1056,共7页 Journal of Tongji University:Natural Science
基金 国家自然科学基金资助项目 (90 2 0 70 2 1) 同济大学理科科技发展基金资助项目
关键词 嵌入式存储器 故障模型 内建自测试 内建自修复 embedded memory fault model built-in self-test built-in self-repair
  • 相关文献

参考文献28

  • 1Sivaram A T,Fan D,Yin A.Efficient embedded memory testing with APG[A].Proc of Int'l Test Conf[C].Washington D C:IEEE Computer Society Press,2002.47-54.
  • 2Kim I,Zorian Y,Komoriya G.Built-in self-repair for embedded high density SRAM[A].Proc of Int'l Test Conf[C].Washington D C:IEEE Computer Society Press,1998.1112-1119.
  • 3Jain S K,Stroud C E.Built-in self-testing of embedded memories[J].IEEE Design and Test of Computers,1986,3(5):27-37.
  • 4Tehranipour M H,Navabi Z.An efficient BIST method for testing of embedded SRAMs[A].Proc IEEE Int'l Symp on Circuits and Systems[C].Sydney:IEEE Computer Society Press,2001.73-76.
  • 5Schanstra I,Goor A.Industrial evaluation of stress combination for March tests applied to SRAMs[A].Proc of Int'l Test Conf[C].Washington D C:IEEE Computer Society Press,1999.983-992.
  • 6Hamdioui S.March SS:A test for all static simple RAM faults[A].Proc IEEE Int'l Workshop on Memory Technology,Design,and Testing [C].Washington D C:IEEE Computer Society Press,2002.95-100.
  • 7Banerjee P,Abraham J.Characterization and testing of physical failures in MOS logic circuits[J].IEEE Design and Test of Computers,1984,1(8):76-86.
  • 8Shen J,Maly W,Ferguson F.Inductive fault analysis of MOS integrated circuits[J].IEEE Design and Test of Computers,1985,2(12):13-26.
  • 9Sachdev M.Defect oriented testing for CMOS analog and digital circuits[M].Boston:Kluwer Academic,1998.
  • 10Dekker R,Beenker F.Fault modeling and test algorithm development for static random access memories[A].Proc of Int'l Test Conf[C].Washington D C:IEEE Computer Society Press,1988.343-352.

共引文献3

同被引文献64

引证文献12

二级引证文献22

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部