期刊文献+

基于CMOS开关电容技术的CAS解调电路设计

The CAS Decoder Circuit Design Based on CMOS Switch Capacitor Technology
下载PDF
导出
摘要 基于双二阶 CMOS开关电容滤波器和隔离串联技术 ,应用抗混叠滤波技术和平滑滤波技术 ,采用 UMC 0 .5μm CMOS工艺实现了 CAS解调电路的设计 ,并保证了解调的灵敏度。仿真和设计结果表明 ,该解调电路具有良好的稳定性和灵敏度 。 Based on the switch capacitor filter and insulation technology in series, the CAS decoder is presented in UMC 0.5 μm CMOS technology. The unmixed filter and smooth filter technique is applied to ensured the sensitivity. Simulations and design results show that the sensitivity and stability are excellent. The proposed circuits can be widely applied in analog signal processing circuits.
出处 《电子器件》 CAS 2004年第3期424-427,共4页 Chinese Journal of Electron Devices
关键词 开关电容 CMOS CAS 灵敏度 switch-capacitor CMOS CAS sensitivity
  • 相关文献

参考文献6

  • 1Gusttavsson Mikael. 2000 CMOS DATA CONVERTERS FOR COMMUNICATIONS[M]. KLUWER ACADEMIC PUBLISHERS.
  • 2Incenzo Peluso. 1999 DESIGN OF LOW-VOLTAGE LOW-POWER CMOS DELTA-SIGMA A/D CONVERTERS[M]. KLUWER ACADEMIC PUBLISHERS.
  • 3Yoo, K. Choi, Tangel A. 1-GSPS CMOS Flash Analogto-Digital Converter for System-on-Chip Applications[C]. In: IEEE Proc. Computer Society Workshop on VLSI. April 2001.
  • 4Dai D., Harjani R. CMOS Switched-Op-Amp-Based Sample-and-Hold Circuit[J]. IEEE Journal of SolidState Circuits. 2000,35(1):109-113.
  • 5Hjalmrson,Robert Hagglund. Layout Generation of Matched Capacitors[C]. In: National Conf. Radio Science(RVK). Stockholm. Sweden. 2002.
  • 6朱樟明,杨银堂,张春朋,付晓东.CMOS多晶电容工艺误差分析及设计研究[J].电子器件,2004,27(1):24-26. 被引量:1

二级参考文献3

  • 1Hjalmrson, Robert Hagglund. Layout Generation of Matched Capacitors [ C ]. National Conf. Radio Science ( RVK ).Stockholm. Sweden. 2002.
  • 2Hastings A. The Art of Analog Layout[M]. Prentice Hall.2001.
  • 3McNutt M J, LeMarquis S, Dunkey J L. Systematic Capacitance Matching Errors and Corrective Layout Procedures[ J].IEEE J. Solid - State Circuits. 1994,29 (5).

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部