期刊文献+

基于信令寻径式网络的高性能容错VIA设计与实现

Design and Implementation of High Performance Fault-Tolerant VIA Based on Token Route Network
下载PDF
导出
摘要 VIA为机群系统定义了高带宽、低延迟的通信机制。基于交换技术的信令寻径式网络采用通信信令进行通信支持,能很好的解决高性能计算中数据突发通信问题。本文在信令寻径式网络中实现了VIA通信接口TR-VIA(TokenRoute-VIA)。TR-VIA采用软硬件协同设计思想,来优化VIA的设计;采用发送/接收代理机制和容错硬件通信协议,实现了高性能的容错VIA通信接口;采用公共通道实现了低延迟数据通信的目标。通过性能的分析比较,TR-VIA通信延迟在16字节时达到5μs,带宽效率达到96.96%,与目前其它VIA实现技术相比,TR-VIA具有很大的优越性。 Virtual interface architecture (VIA) established a communication model with low latency and high bandwidth in cluster system. TR-NET (Token Route Network) based on switch technique adopts communication token to support data transferring. And it can resist heavy load impact in cluster computing successfully. The paper presents a implement of VIA on TR-NET named TR-VIA. The idea of software-hardware co-design is used to optimize the designing of TR-VIA; the high performance fault-tolerant VIA is designed by the technique of the communication agent and the fault-tolerant hardware communication protocol; the page-tables in user layer decrease the overhead in virt-to-phy translation; the public channel decrease the communication latency; Synchronization token realize the high bandwidth efficiency. The experimental results indicate that the bandwidth efficiency is 96.96%, the lowest one-way latency is 5μs, which show that the performance of TR-VIA surpasses that of other VIA in some aspect.
出处 《微电子学与计算机》 CSCD 北大核心 2004年第9期23-25,29,共4页 Microelectronics & Computer
基金 国家的863计划引导项目资助(2003AA001018) 航空基金资助(02F53031)
关键词 VIA 信令寻径式网络 机群计算 并行处理 VIA, Token route network, Cluster computing, Parallel process
  • 相关文献

参考文献8

  • 1Mark Baker, Paul A Fanell, Hong Ong, Stephen L Scott.VIA Communication Performance on a GigabitEthernet Cluster. In Proceedings of europar, 2001.
  • 2Compaq, Intel and Microsoft Corporations. Virtual Interface Architecture Specification. Version 1.0, 1997.
  • 3发明专利.专利号:CN1299204A.
  • 4经彤,康继昌,佟明安.空战仿真中交互技术研究[J].航空学报,2000,21(3):270-273. 被引量:3
  • 5Philip Buonadonna, Andrew Geweke. An Implementationand Analysis of the Virtual Interface Architecture.Proceeding of Super Computing, 1998.
  • 6P Bozeman, B Saphir. A Modular High Performance Implementation of the Virtual Interface Architecture.Technical Report. Lawrence Berkeley National Lab., USA,2000.
  • 7A Baghdadi, N-E Zergainoh, W Cesario, T Roudier and A Jerraya. Design Space Exploration for Hardware/Software Codesign of Multiprocessor Systems. Proc. 11th International Workshop on Rapid System Prototyping, Paris, France,2000: 8~13.
  • 8National Energy Research Scientific Computing Center.MVIA project, 1999. http://www.nersc.gov/research/FTG.

二级参考文献5

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部